欢迎访问ic37.com |
会员登录 免费注册
发布采购

1892Y-14 参数 Datasheet PDF下载

1892Y-14图片预览
型号: 1892Y-14
PDF下载: 下载PDF文件 查看货源
内容描述: [Ethernet Transceiver, 1-Trnsvr, CMOS, PQFP64]
分类和应用: 以太网:16GBASE-T电信电信集成电路
文件页数/大小: 148 页 / 1762 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号1892Y-14的Datasheet PDF文件第111页浏览型号1892Y-14的Datasheet PDF文件第112页浏览型号1892Y-14的Datasheet PDF文件第113页浏览型号1892Y-14的Datasheet PDF文件第114页浏览型号1892Y-14的Datasheet PDF文件第116页浏览型号1892Y-14的Datasheet PDF文件第117页浏览型号1892Y-14的Datasheet PDF文件第118页浏览型号1892Y-14的Datasheet PDF文件第119页  
ICS1892  
TSD  
10Base-T/100Base-TXIntegrated PHYceiver™  
9.2.4.3 MAC/Repeater Interface Pins for 10M Serial Interface  
Table 9-8 lists the MAC/Repeater Interface pin descriptions for the 10M Serial Interface.  
Table 9-8. MAC/Repeater Interface Pins: 10M Serial Interface  
MII Pin  
Name  
10M  
Serial  
Pin  
Pin  
No.  
Pin  
Type  
Pin Description  
Name  
COL  
10COL  
10CRS  
MDC  
49  
50  
31  
30  
37  
37  
Output 10M (Serial Interface) Collision (Detect).  
This pin’s description is the same as that given in Table 9-6.  
CRS  
Output 10M (Serial Interface) Carrier Sense.  
This pin’s description is the same as that given in Table 9-6.  
MDC  
Input  
Management Data Clock.  
This pin’s description is the same as that given in Table 9-6.  
MDIO  
RXCLK  
RXCLK  
MDIO  
Input/ Management Data Input/Output.  
Output This pin’s description is the same as that given in Table 9-6.  
10RCLK  
10RCLK  
10M (Serial Interface) Receive Clock.  
This pin’s description is the same as that given in Table 9-6.  
10M (Serial Interface) Receive Clock.  
The 10RCLK pin name is the 10M Serial Interface mapping of  
the MII RXCLK (Receive Clock) pin name. The ICS1892  
sources the 10RCLK to the MAC/repeater. The ICS1892 uses  
10RCLK to synchronize the signals on the 10RD and 10RXDV  
pins. The following table contrasts the behavior on the 10RCLK  
pin when the mode for the ICS1892 is either 10Base-T or  
100Base-TX.  
10Base-T Serial  
The10RCLK frequency is 10  
MHz.  
The ICS1892 generates  
10RCLK from the MDI data  
stream using a digital PLL.  
When the MDI data stream  
terminates, the PLL continues  
to operate, synchronously  
referenced to the last packet  
received.  
The ICS1892 switches  
between clock sources during  
the period between when  
10CRS is being asserted and  
10RXDV is being asserted.  
While the ICS1892 locks onto  
the incoming data stream, a  
clock phase change of up to  
360 degrees can occur.  
Note: The signal on the 10RCLK pin is conditioned by RXTRI.  
IDT™ / ICS™ 10Base-T/100Base-TX Integrated PHYceiver™  
ICS1892  
115  
 复制成功!