欢迎访问ic37.com |
会员登录 免费注册
发布采购

1339C-2SRI8 参数 Datasheet PDF下载

1339C-2SRI8图片预览
型号: 1339C-2SRI8
PDF下载: 下载PDF文件 查看货源
内容描述: 具有串行I2C接口实时时钟 [REAL-TIME CLOCK WITH SERIAL I2C INTERFACE]
分类和应用: 计时器或实时时钟微控制器和处理器外围集成电路光电二极管
文件页数/大小: 27 页 / 358 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号1339C-2SRI8的Datasheet PDF文件第13页浏览型号1339C-2SRI8的Datasheet PDF文件第14页浏览型号1339C-2SRI8的Datasheet PDF文件第15页浏览型号1339C-2SRI8的Datasheet PDF文件第16页浏览型号1339C-2SRI8的Datasheet PDF文件第18页浏览型号1339C-2SRI8的Datasheet PDF文件第19页浏览型号1339C-2SRI8的Datasheet PDF文件第20页浏览型号1339C-2SRI8的Datasheet PDF文件第21页  
IDT1339  
REAL-TIME CLOCK WITH SERIAL I2C INTERFACE  
RTC  
AC Electrical Characteristics  
Unless stated otherwise, VCC = MIN to MAX, Ambient Temperature -40 to +85° C, Note 13  
Parameter  
SCL Clock Frequency  
Symbol  
Conditions  
Fast Mode  
Min.  
Typ. Max. Units  
fSCL  
100  
400  
100  
kHz  
µs  
µs  
µs  
µs  
µs  
µs  
ns  
ns  
ns  
µs  
pF  
Standard Mode  
Fast Mode  
Bus Free Time Between a STOP and  
START Condition  
tBUF  
1.3  
Standard Mode  
4.7  
Hold Time (Repeated) START  
Condition, Note 8  
tHD:STA Fast Mode  
Standard Mode  
Fast Mode  
0.6  
4.0  
Low Period of SCL Clock  
tLOW  
1.3  
Standard Mode  
Fast Mode  
4.7  
High Period of SCL Clock  
tHIGH  
0.6  
Standard Mode  
Fast Mode  
4.0  
Setup Time for a Repeated START  
Condition  
tSU:STA  
0.6  
Standard Mode  
4.7  
0
Data Hold Time, Notes 9, 10  
tHD:DAT Fast Mode  
Standard Mode  
Fast Mode  
0.9  
0
Data Setup Time, Note 11  
tSU:DAT  
100  
Standard Mode  
Fast Mode  
250  
Rise Time of Both SDA and SCL  
Signals, Note 12  
tR  
20 + 0.1CB  
20 + 0.1CB  
20 + 0.1CB  
20 + 0.1CB  
0.6  
300  
1000  
300  
Standard Mode  
Fast Mode  
Fall Time of Both SDA and SCL Signals,  
Note 12  
tF  
Standard Mode  
300  
Setup Time for STOP Condition  
tSU:STO Fast Mode  
Standard Mode  
4.0  
Capacitive Load for Each Bus Line,  
Note 12  
CB  
400  
10  
I/O Capacitance (SDA, SCL)  
CI/O  
tOSF  
Note 13  
Note 14  
pF  
Oscillator Stop Flag (OSF) Delay  
100  
ms  
WARNING: Under no circumstances are negative undershoots, of any amplitude, allowed when device is in  
battery-backup mode.  
Note 1: Limits at -40°C are guaranteed by design and are not production tested.  
Note 2: SCL only.  
Note 3: SDA and SQW/INT.  
Note 4: ICCA—SCL at fSC max, VIL = 0.0V, VIH = VCC, trickle charger disabled.  
Note 5: Specified with the I2C bus inactive, VIL = 0.0V, VIH = VCC, trickle charger disabled.  
Note 6: VCC must be less than 3.63 V if the 250resistor is selected.  
IDT® REAL-TIME CLOCK WITH SERIAL I2C INTERFACE  
17  
IDT1339  
REV K 032910  
 复制成功!