欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1893BYI-10LF 参数 Datasheet PDF下载

ICS1893BYI-10LF图片预览
型号: ICS1893BYI-10LF
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3 -V的10Base -T / 100BASE - TX集成PHYceiver [3.3-V 10Base-T/100Base-TX Integrated PHYceiver]
分类和应用:
文件页数/大小: 143 页 / 1665 K
品牌: ICSI [ INTEGRATED CIRCUIT SOLUTION INC ]
 浏览型号ICS1893BYI-10LF的Datasheet PDF文件第122页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第123页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第124页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第125页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第127页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第128页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第129页浏览型号ICS1893BYI-10LF的Datasheet PDF文件第130页  
ICS1893BY-10 Data Sheet - Release  
Chapter 9 DC and AC Operating Conditions  
9.5.8 10M Serial Interface: Receive Latency  
Table 9-15 lists the significant time periods for the 10M Serial Interface timing. The time periods consist of  
timings of signals on the following pins:  
TP_RX (the MDI mapping of the 10M/100M MII TP_RXP and TP_RXN pins)  
10RCLK (the 10M Serial Interface mapping of the 10M/100M MII RXCLK pins)  
10RD (the 10M Serial Interface mapping of the 10M/100M MII RXD0 pins)  
Figure 9-9 shows the timing diagram for the time periods.  
Table 9-15. 10M Serial Interface Receive Latency Timing  
Time  
Parameter  
Conditions  
Min. Typ. Max.  
Units  
Period  
t1  
TP_RX Input to 10RD Delay  
10M Serial Interface  
3.6  
4
Bit times  
Figure 9-9. 10M Serial Interface Receive Latency Timing  
TP_RX  
Bit A  
Bit B  
10RCLK  
10RD  
Bit A  
Bit B  
t1  
ICS1893BY-10 Rev A 3/24/04  
March, 2004  
Copyright © 2004, Integrated Circuit Systems, Inc.  
All rights reserved.  
126  
 复制成功!