欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1893CK 参数 Datasheet PDF下载

ICS1893CK图片预览
型号: ICS1893CK
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3 -V的10Base -T / 100BASE - TX集成PHYceive [3.3-V 10Base-T/100Base-TX Integrated PHYceive]
分类和应用: 电信集成电路
文件页数/大小: 126 页 / 1927 K
品牌: ICSI [ INTEGRATED CIRCUIT SOLUTION INC ]
 浏览型号ICS1893CK的Datasheet PDF文件第59页浏览型号ICS1893CK的Datasheet PDF文件第60页浏览型号ICS1893CK的Datasheet PDF文件第61页浏览型号ICS1893CK的Datasheet PDF文件第62页浏览型号ICS1893CK的Datasheet PDF文件第64页浏览型号ICS1893CK的Datasheet PDF文件第65页浏览型号ICS1893CK的Datasheet PDF文件第66页浏览型号ICS1893CK的Datasheet PDF文件第67页  
ICS1893CF Data Sheet Rev. F - Release  
Chapter 7 Management Register Set  
7.8 Register 6: Auto-Negotiation Expansion Register  
Table 7-13 lists the bits for the Auto-Negotiation Expansion Register, which indicates the status of the  
Auto-Negotiation process.  
Note: For an explanation of acronyms used in Table 7-13, see Chapter 1, “Abbreviations and Acronyms”.  
Table 7-13. Auto-Negotiation Expansion Register (register 6 [0x06])  
Bit  
Definition  
When Bit = 0  
When Bit = 1  
Ac- SF De- Hex  
cess  
CW  
CW  
CW  
CW  
CW  
CW  
CW  
CW  
CW  
CW  
CW  
fault  
0†  
0†  
0†  
0†  
0†  
0†  
0†  
0†  
0†  
0†  
0†  
0
6.15 IEEE reserved  
6.14 IEEE reserved  
6.13 IEEE reserved  
6.12 IEEE reserved  
6.11 IEEE reserved  
6.10 IEEE reserved  
Always 0  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
N/A  
0
0
0
Always 0  
Always 0  
Always 0  
Always 0  
Always 0  
Always 0  
Always 0  
Always 0  
Always 0  
Always 0  
No Fault  
6.9  
6.8  
6.7  
6.6  
6.5  
6.4  
IEEE reserved  
IEEE reserved  
IEEE reserved  
IEEE reserved  
IEEE reserved  
Parallel detection fault  
Multiple technologies  
detected  
RO LH  
6.3  
6.2  
Link partner Next Page  
able  
Link partner is not Next  
Page able  
Link partner is Next Page  
able  
RO  
RO  
0
1
4
Next Page able  
Local device is not Next  
Page able  
Local device is Next Page  
able  
6.1  
6.0  
Page received  
Next Page not received  
Next Page received  
RO LH  
RO  
0
0
Link partner  
Link partner is not  
Link partner is  
Auto-Negotiation able  
Auto-Negotiation able  
Auto-Negotiation able  
† As per the IEEE Std 802.3u, during any write operation to any bit in this register, the STA must write the default value  
to all Reserved bits.  
7.8.1 IEEE Reserved Bits (bits 6.15:5)  
The ISO/IEC specification reserves these bits for future use. When an STA:  
Reads a reserved bit, the ICS1893CF returns a logic zero.  
Writes to a reserved bit, the STA must use the default value specified in this data sheet.  
ICS uses some reserved bits to invoke auxiliary functions. To ensure proper operation of the ICS1893CF,  
an STA must maintain the default value of these bits. Therefore, IDT recommends that an STA always write  
the default value of any reserved bits during all management register write operations.  
Reserved bits 5.15:5 are Command Override Write (CW) bits. When the Command Register Override bit  
(bit 16.15) is logic:  
Zero, the ICS1893CF isolates all STA writes to CW bits.  
One, an STA can modify the value of these bits  
ICS1893CF, Rev. F, 03/01/07  
Mar. 2007  
Copyright © 2007, Integrated Device Technology, Inc.  
All rights reserved.  
63  
 复制成功!