欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1523 参数 Datasheet PDF下载

ICS1523图片预览
型号: ICS1523
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能可编程行同步时钟发生器 [High-Performance Programmable Line-Locked Clock Generator]
分类和应用: 时钟发生器
文件页数/大小: 27 页 / 1215 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS1523的Datasheet PDF文件第5页浏览型号ICS1523的Datasheet PDF文件第6页浏览型号ICS1523的Datasheet PDF文件第7页浏览型号ICS1523的Datasheet PDF文件第8页浏览型号ICS1523的Datasheet PDF文件第10页浏览型号ICS1523的Datasheet PDF文件第11页浏览型号ICS1523的Datasheet PDF文件第12页浏览型号ICS1523的Datasheet PDF文件第13页  
ICS1523
Name:
Register:
Index:
Loop Control Register
1h
Read / Write*
Bit Name Bit # Reset Value Description
PFD0-2
Reserved
PSD 0-1
Reserved
0-2
3
4-5
6-7
0
0
0
0
Phase Frequency Detector Gain
Reserved
Post-Scaler Divider
Reserved
Bit
0-2
Name
PFD0-2
Description
Phase/Frequency Detector Gain
Bit 2
0
0
0
0
1
1
1
1
Bit 1
0
0
1
1
0
0
1
1
Bit 0
0
1
0
1
0
1
0
1
PFD Ga i n ( µA/ 2
π
r a d)
1
2
4
8
16
32
64
128
3
4-5
Reserved
PSD 0-1
Post-Scaler Divider — Divides the output of the VCO to the DPA and Feedback Divider.
Bit 5
0
0
1
1
Bit 4
0
1
0
1
PSD Divider
2 (default)
4
8
16
6-7
Reserved
*
Double-buffered register. Actual working registers are loaded during software PLL reset.
See register 8h for details.
9