欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1523MT 参数 Datasheet PDF下载

ICS1523MT图片预览
型号: ICS1523MT
PDF下载: 下载PDF文件 查看货源
内容描述: 视频时钟合成器,带有I2C可编程延迟 [Video Clock Synthesizer with I2C Programmable Delay]
分类和应用: 时钟
文件页数/大小: 21 页 / 461 K
品牌: ICSI [ INTEGRATED CIRCUIT SOLUTION INC ]
 浏览型号ICS1523MT的Datasheet PDF文件第6页浏览型号ICS1523MT的Datasheet PDF文件第7页浏览型号ICS1523MT的Datasheet PDF文件第8页浏览型号ICS1523MT的Datasheet PDF文件第9页浏览型号ICS1523MT的Datasheet PDF文件第11页浏览型号ICS1523MT的Datasheet PDF文件第12页浏览型号ICS1523MT的Datasheet PDF文件第13页浏览型号ICS1523MT的Datasheet PDF文件第14页  
ICS1523  
2
Video Clock Synthesizer with I C Programmable Delay  
For the high logic level, the output transistor is off, so  
the logic level is set by the ratio of R1 and R2 and the  
voltage VAA. Generally, VAA will be equal to VDD.  
Section 9 Output Termination  
9.1 PECL Description  
For logic low, the pull-down transistor turns on, pulling  
the output voltage down to the low logic level.  
Decoupling capacitor C1 should be a 0.01µF  
high-frequency ceramic unit, and all power pins on the  
ICS1523 should also be decoupled with similar  
capacitors.  
The ICS1523 PECL outputs consist of open-drain,  
current-source, pull-down transistors. An external  
resistor network permits complete flexibility of logic  
levels and source impedance. This section describes  
the design procedure to select the resistor values and  
the pull-down current for these devices.  
9.3 PECL Design Assumptions  
9.2 PECL Output Structure  
All referenced voltages in this application note are  
positive and referenced to the GND pin of the chip.  
However, negative logic levels can be generated by  
level shifting, i.e. connecting the VDD pin of the device  
to system ground and the GND pin to a negative  
voltage.  
The output stage and external circuitry are shown  
below in Figure 9-1. The output devices are open-drain  
pull-downs. The two output transistors switch  
differentially, steering the current source  
(programmable via RSET) from one output to the other.  
All logic levels must be between GND and the lesser of  
VAA and VDD. Then, nodal equations are written, with  
resistances transformed into conductances.  
Figure 9-1 PECL Termination Network  
V
DD  
RSET  
V
CC  
ICS1523  
IREF (Pin 24)  
CLK+ (Pin 21)  
C
1
0.1µF  
0.1µF  
R
R
A
B
I
I
PECL  
*
*
or CLK/2+ (Pin 23)  
Destination  
Device  
R
A
PECL  
CLK– (Pin 20)  
R
B
or CLK/2– (Pin 22)  
* Coaxial cable, microstrip, or stripline, with Z = R . Typically,  
0
L
coaxial cable, microstrip, or stripline is not required if the distance  
from the ICS1523 to the PECL load is short (that is, < 3 cm).  
MDS 1523 Y  
10  
Revision 110905  
Integrated Circuit Systems 525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com