欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS1493K-17LF 参数 Datasheet PDF下载

ICS1493K-17LF图片预览
型号: ICS1493K-17LF
PDF下载: 下载PDF文件 查看货源
内容描述: 时钟合成器的便携式系统 [Clock Synthesizer for Portable Systems]
分类和应用: 晶体外围集成电路便携式时钟
文件页数/大小: 11 页 / 220 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS1493K-17LF的Datasheet PDF文件第1页浏览型号ICS1493K-17LF的Datasheet PDF文件第2页浏览型号ICS1493K-17LF的Datasheet PDF文件第4页浏览型号ICS1493K-17LF的Datasheet PDF文件第5页浏览型号ICS1493K-17LF的Datasheet PDF文件第6页浏览型号ICS1493K-17LF的Datasheet PDF文件第7页浏览型号ICS1493K-17LF的Datasheet PDF文件第8页浏览型号ICS1493K-17LF的Datasheet PDF文件第9页  
P R E L I M I N A RY I N F O R M AT I O N
ICS1493-17
Clock Synthesizer for Portable Systems
Pin
Number
18
19
20
.
Pin
Name
VDD
X2
X1
Pin
Type
Power
Output
Input
Connect to +1.8 V.
Pin Description
Connect to 27 MHz crystal or float for clock input.
Crystal connection. Connect to 27 MHz crystal or clock input.
External Components
Decoupling Capacitor
As with any high-performance mixed-signal IC, the
ICS1493-17 must be isolated from system power
supply noise to perform optimally.
A decoupling capacitor of 0.01µF must be connected
between each VDD and the PCB ground plane.
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) The 0.01µF decoupling capacitors should be
mounted on the component side of the board as close
to the VDD pin as possible. No vias should be used
between the decoupling capacitors and VDD pins. The
PCB trace to VDD pins should be kept as short as
possible, as should the PCB trace to the ground via.
2) The external crystal should be mounted just next to
the device with short traces. The X1 and X2 traces
should not be routed next to each other with minimum
spaces, instead they should be separated and away
from other traces.
3) To minimize EMI, the 33Ω series termination resistor
should be placed close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other
signal layers. Other signal traces should be routed
away from the ICS1493-17. This includes signal traces
just underneath the device, or on layers adjacent to the
ground plane layer used by the device.
Series Termination Resistor
Clock output traces over one inch should use series
termination. To series terminate a 50Ω trace (a
commonly used trace impedance), place a 33Ω resistor
in series with the clock line, as close to the clock output
pin as possible. The nominal impedance of the clock
output is 20Ω.
I
2
C External Resistor Connection
The SCK and SDATA pins can be connected to any
voltage between 1.71 V and 2.625 V.
Crystal Load Capacitors
No external crystal load capacitors are required. To
save discrete component cost, the ICS1493-17
integrates on-chip capacitance to support a crystal with
CL=10 pF. It is important to keep stray capacitance to a
minimum by using very short PCB traces (and no vias)
between the crystal and device.
MDS 1493-17 A
Integrated Circuit Systems
3
525 Ra ce Stree t, Sa n Jose, CA 951 26
Revision 101005
te l (4 08) 297 -1201
w w w. i c s t . c o m