欢迎访问ic37.com |
会员登录 免费注册
发布采购

X25160SI 参数 Datasheet PDF下载

X25160SI图片预览
型号: X25160SI
PDF下载: 下载PDF文件 查看货源
内容描述: SPI串行E2PROM带座LockTM保护 [SPI Serial E2PROM With Block LockTM Protection]
分类和应用: 可编程只读存储器
文件页数/大小: 15 页 / 127 K
品牌: ICMIC [ IC MICROSYSTEMS ]
 浏览型号X25160SI的Datasheet PDF文件第2页浏览型号X25160SI的Datasheet PDF文件第3页浏览型号X25160SI的Datasheet PDF文件第4页浏览型号X25160SI的Datasheet PDF文件第5页浏览型号X25160SI的Datasheet PDF文件第6页浏览型号X25160SI的Datasheet PDF文件第7页浏览型号X25160SI的Datasheet PDF文件第8页浏览型号X25160SI的Datasheet PDF文件第9页  
TM  
ICmic  
2K x 8 Bit  
This X25160 device has been acquired by  
IC MICROSYSTEMS from Xicor, Inc.  
IC MICROSYSTEMS  
16K  
X25160  
SPI Serial E2PROM With Block LockTM Protection  
FEATURES  
DESCRIPTION  
The X25160 is a CMOS 16384-bit serial E2PROM,  
internally organized as 2K x 8. The X25160 features a  
•2MHz Clock Rate  
•SPI Modes (0,0 & 1,1)  
•2K X 8 Bits  
Serial Peripheral Interface (SPI) and software protocol  
allowing operation on a simple three-wire bus. The bus  
— 32 Byte Page Mode  
•Low Power CMOS  
signals are a clock input (SCK) plus separate data in (SI) and  
data out (SO) lines. Access to the device is con-  
— <1µA Standby Current  
— <5mA Active Current  
trolled through a chip select (CS) input, allowing any  
number of devices to share the same bus.  
•2.7V To 5.5V Power Supply  
•Block Lock Protection  
— Protect 1/4, 1/2 or all of E2PROM Array  
•Built-in Inadvertent Write Protection  
The X25160 also features two additional inputs that  
provide the end user with added flexibility. By asserting  
the HOLD input, the X25160 will ignore transitions on its  
inputs, thus allowing the host to service higher priority  
— Power-Up/Power-Down protection circuitry  
— Write Enable Latch  
interrupts. The WP input can be used as a hardwire input to  
the X25160 disabling all write attempts to the status  
— Write Protect Pin  
•Self-Timed Write Cycle  
register, thus providing a mechanism for limiting end user  
capability of altering 0, 1/4, 1/2 or all of the memory.  
— 5ms Write Cycle Time (Typical)  
•High Reliability  
— Endurance: 100,000 cycles  
— Data Retention: 100 Years  
The X25160 utilizes Xicor’s proprietary Direct Write™ cell,  
providing a minimum endurance of 100,000 cycles  
and a minimum data retention of 100 years.  
— ESD protection: 2000V on all pins  
•8-Lead PDlP Package  
•8-Lead SOIC Package  
•14-Lead TSSOP Package  
FUNCTIONAL DIAGRAM  
WRITE  
PROTECT  
LOGIC  
STATUS  
REGISTER  
X DECODE  
LOGIC  
2K BYTE  
ARRAY  
16  
16  
16 X 256  
16 X 256  
SO  
SI  
COMMAND  
DECODE  
SCK  
AND  
CONTROL  
LOGIC  
CS  
HOLD  
32  
32 X 256  
WRITE  
CONTROL  
AND  
TIMING  
LOGIC  
WP  
32  
8
Y DECODE  
DATA REGISTER  
3064 ILL F01  
Direct Write™ and Block Lock™ Protection is a trademark of Xicor, Inc.  
©Xicor, Inc. 1994, 1995, 1996 Patents Pending  
3064-3.9 6/11/96 T4/C1/D0 NS  
Characteristics subject to change without notice  
1