欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM25PPC750L-GB350D2T 参数 Datasheet PDF下载

IBM25PPC750L-GB350D2T图片预览
型号: IBM25PPC750L-GB350D2T
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microprocessor, 32-Bit, 350MHz, CMOS, CBGA360,]
分类和应用: 外围集成电路
文件页数/大小: 54 页 / 1135 K
品牌: IBM [ IBM ]
 浏览型号IBM25PPC750L-GB350D2T的Datasheet PDF文件第25页浏览型号IBM25PPC750L-GB350D2T的Datasheet PDF文件第26页浏览型号IBM25PPC750L-GB350D2T的Datasheet PDF文件第27页浏览型号IBM25PPC750L-GB350D2T的Datasheet PDF文件第28页浏览型号IBM25PPC750L-GB350D2T的Datasheet PDF文件第30页浏览型号IBM25PPC750L-GB350D2T的Datasheet PDF文件第31页浏览型号IBM25PPC750L-GB350D2T的Datasheet PDF文件第32页浏览型号IBM25PPC750L-GB350D2T的Datasheet PDF文件第33页  
PowerPC 740 and PowerPC 750 Microprocessor  
CMOS 0.20 µm Copper Technology, PID-8p, PPC740L and PPC750L, dd3.2  
Pinout Listing for the PowerPC 740 255 CBGA Package (cont.)  
Signal Name  
NC (No-Connect)  
Pin Number  
Active  
I/O  
B07, B08, C03, C06, C08, D05, D06, J16, A04, A05, A02, A03, B01, —  
B05  
OVDD  
C07, E05, E07, E10, E12, G03, G05, G12, G14, K03, K05,  
K12, K14, M05, M07, M10, M12, P07, P10  
PLL_CFG[0:3]  
QACK  
QREQ  
RSRV  
SMI  
A08, B09, A09, D09  
High  
Low  
Low  
Low  
Low  
Low  
Input  
Input  
D03  
J03  
Output  
Output  
Input  
Input  
Input  
Input  
Input  
I/O  
D01  
A16  
SRESET  
SYSCLK  
TA  
B14  
C09  
H14  
Low  
High  
Low  
High  
High  
High  
Low  
Low  
High  
Low  
Low  
High  
High  
Low  
TBEN  
TBST  
TCK  
C02  
A14  
C11  
Input  
Input  
Output  
Input  
Input  
Input  
Input  
I/O  
TDI  
A11  
TDO  
A12  
TEA  
H13  
TLBISYNC  
TMS  
C04  
B11  
TRST  
TS  
C10  
J13  
TSIZ[0:2]  
TT[0:4]  
WT  
A13, D10, B12,  
B13, A15, B16, C14, C15  
D02  
Output  
I/O  
Output  
3
F06, F08, F09, F11, G07, G10, H06, H08, H09, H11, J06,  
J08, J09, J11, K07, K10, L06, L08, L09, L11  
VDD  
4
F03  
Low  
Output  
VOLTDET  
Note:  
1. BVSEL Function:  
a. Unconnected or Pulled to OVDD — OVDD = 3.3 V nominal  
b. Connected to HRESET — OVDD = 2.5 V nominal  
c. Connected to GND — OVDD = 1.8 V nominal  
If BVSEL is connected to GND with a series resistor, the resistor value must be 10 or less.  
2. These are test signals for factory use only and must be pulled up to OVDD for normal operation.  
3. OVDD inputs supply power to the I/O drivers and VDD inputs supply power to the processor core.  
4. Internally tied to GND in the 255 CBGA package. This is NOT a supply pin.  
Page 29  
Version 2.0  
9/6/2002  
 复制成功!