欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM25EMPPC750LEBC3000 参数 Datasheet PDF下载

IBM25EMPPC750LEBC3000图片预览
型号: IBM25EMPPC750LEBC3000
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microprocessor, 32-Bit, 300MHz, CMOS, CBGA360, 25 X 25 MM, 1.27 MM PITCH, CERAMIC, BGA-360]
分类和应用: 时钟外围集成电路
文件页数/大小: 50 页 / 600 K
品牌: IBM [ IBM ]
 浏览型号IBM25EMPPC750LEBC3000的Datasheet PDF文件第1页浏览型号IBM25EMPPC750LEBC3000的Datasheet PDF文件第2页浏览型号IBM25EMPPC750LEBC3000的Datasheet PDF文件第3页浏览型号IBM25EMPPC750LEBC3000的Datasheet PDF文件第4页浏览型号IBM25EMPPC750LEBC3000的Datasheet PDF文件第6页浏览型号IBM25EMPPC750LEBC3000的Datasheet PDF文件第7页浏览型号IBM25EMPPC750LEBC3000的Datasheet PDF文件第8页浏览型号IBM25EMPPC750LEBC3000的Datasheet PDF文件第9页  
PowerPC 740 and PowerPC 750 Embedded Microprocessor  
IBM CMOS 0.20 um Copper Technology EMPPC740L and EMPPC750L  
Preface  
TM  
The PowerPC 740 and PowerPC 750 embedded microprocessors are implementations of the PowerPC  
family of reduced instruction set computer (RISC) microprocessors. This document covers PowerPC 740 and  
PowerPC 750 microprocessors using the IBM CMOS 7S 0.20 um copper technology. In this document, “740”  
refers to the PowerPC 740 microprocessor, and “750” refers to the PowerPC 750 microprocessor, with the  
document’s primary focus on the features of the 750 microprocessor; however, unless otherwise noted, all  
features apply equally to the 740 microprocessor.  
The 740 uses the same die as the 750, but the 740 does not pin out the L2 cache interface.  
Overview  
The 750 is targeted for high performance, low power systems and supports the following power management  
features: doze, nap, sleep, and dynamic power management. The 750 consists of a processor core and an  
internal L2 Tag combined with a dedicated L2 cache interface and a 60x bus. The L2 cache is not available  
with the 740.  
Figure 1 shows a block diagram of the 750.  
5/20/99  
Version 1.51  
PowerPC 740 and PowerPC 750 Datasheet  
Page 1