PowerPC 740 and PowerPC 750 Embedded Microprocessor
IBM CMOS 0.20 um Copper Technology EMPPC740L and EMPPC750L
L2 Bus Output AC Specifications
The following table provides the L2 bus output interface AC timing specifications for the 750 as defined in
Figure 8.
L2 Bus Output Interface AC Timing Specifications1
See Table “Recommended Operating Conditions,” on page 7 for operating conditions, CL = 20pF3
Num
Characteristic
L2CR[14-15] is equivalent to:
01 10
Unit
Notes
2
11
Max
00
Min
—
Max
3.2
Min
—
Max
Min
—
Max
Min
—
5
5
26
26
26
L2SYNC_IN to output valid, 300,
333, 366 MHz processor sorts.
3.7
3.5
3.1
ns
ns
ns
Rsv
Rsv
Rsv
Rsv
Rsv
Rsv
5
5
5
5
L2SYNC_IN to output valid, 400
MHz processor sort.
—
—
3.0
2.6
—
—
—
—
—
—
L2SYNC_IN to output valid, 466
MHz processor sort.
5
5
27
28
L2SYNC_IN to output hold
0.5
—
—
1.0
—
—
—
—
ns
ns
4,6
6
Rsv
—
Rsv
—
5
5
L2SYNC_IN to high impedance
3.0
4.0
Rsv
Rsv
Note:
1. All outputs are measured from the midpoint voltage (1.4v) of the rising edge of L2SYNC_IN to the midpoint voltage of the signal in question. The output
timings are measured at the pins.
2. The outputs are valid for both single-ended and differential L2CLK modes. For flow-through and pipelined reg-reg synchronous burst SRAMs,
L2CR[14-15] = 00 is recommended. For pipelined late-write synchronous burst SRAMs, L2CR[14-15] = 01 is recommended.
3. All maximum timing specifications assume CL = 20pF.
4. This measurement assumes CL= 5pF.
5. Reserved for future use.
6. Guaranteed by design and characterization, and not tested.
Figure 8. L2 Bus Output Timing Diagrams
VM
VM
L2SYNC_IN
26
27
VM
VM
ALL OUTPUTS
L2DATA BUS
28
VM = Midpoint Voltage (1.4V)
5/20/99
Version 1.51
PowerPC 740 and PowerPC 750 Datasheet
Page 19
IBM [ IBM ]
