欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM25403GCX-3BC80C2 参数 Datasheet PDF下载

IBM25403GCX-3BC80C2图片预览
型号: IBM25403GCX-3BC80C2
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microprocessor, 32-Bit, 80MHz, CMOS, PBGA160, PLASTIC, BGA-160]
分类和应用: 时钟外围集成电路
文件页数/大小: 56 页 / 489 K
品牌: IBM [ IBM ]
 浏览型号IBM25403GCX-3BC80C2的Datasheet PDF文件第5页浏览型号IBM25403GCX-3BC80C2的Datasheet PDF文件第6页浏览型号IBM25403GCX-3BC80C2的Datasheet PDF文件第7页浏览型号IBM25403GCX-3BC80C2的Datasheet PDF文件第8页浏览型号IBM25403GCX-3BC80C2的Datasheet PDF文件第10页浏览型号IBM25403GCX-3BC80C2的Datasheet PDF文件第11页浏览型号IBM25403GCX-3BC80C2的Datasheet PDF文件第12页浏览型号IBM25403GCX-3BC80C2的Datasheet PDF文件第13页  
IBM
PowerPC 403GCX
Pin/Ball Functional Descriptions
Active-low signals are shown with overbars: DMAR0. Multiplexed signals are alphabetized under the first
(unmultiplexed) signal names on the same pins/balls. The logic symbol on the preceding page shows all
403GCX signals arranged by functional groups.
Table 4. 403GCX Signal Descriptions
Signal
Name
A6
Pin Ball
1
92
K12
I/O
Type
I/O
Function
Address Bus Bit 6. When the 403GCX is bus master, this is an
address output from the 403GCX. When the 403GCX is not bus
master, this is an address input from the external bus master, to
determine bank register usage.
Address Bus Bit 7. See description of A6.
Address Bus Bit 8. See description of A6.
Address Bus Bit 9. See description of A6.
Address Bus Bit 10. See description of A6.
Address Bus Bit 11. See description of A6.
Address Bus Bit 12. When the 403GCX is bus master, this is an
address output from the 403GCX.
Address Bus Bit 13. See description of A12.
Address Bus Bit 14. See description of A12.
Address Bus Bit 15. See description of A12.
Address Bus Bit 16. See description of A12.
Address Bus Bit 17. See description of A12.
Address Bus Bit 18. See description of A12.
Address Bus Bit 19. See description of A12.
Address Bus Bit 20. See description of A12.
Address Bus Bit 21. See description of A12.
Address Bus Bit 22. When the 403GCX is bus master, this is an
address output from the 403GCX. When the 403GCX is not bus
master, this is an address input from the external bus master, to
determine page crossings.
Address Bus Bit 23. See description of A22.
Address Bus Bit 24. See description of A22.
Address Bus Bit 25. See description of A22.
Address Bus Bit 26. See description of A22.
Address Bus Bit 27. See description of A22.
Address Bus Bit 28. See description of A22.
A7
A8
A9
A10
A11
A12
93
94
95
96
97
98
K11
J13
J14
J12
J11
H13
I/O
I/O
I/O
I/O
I/O
O
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
99
H14
O
O
O
O
O
O
O
O
O
I/O
103 G14
104 G13
105 G11
106 F14
107 F12
108 F13
109 F11
110 E14
112 E13
A23
A24
A25
A26
A27
A28
113 E11
114 D14
115 D12
116 D13
117 C14
118 C12
I/O
I/O
I/O
I/O
I/O
I/O
9