IBM11N1645L
IBM11N1735Q
1M x 64/72 DRAM Module
Revision Log
Rev
Contents of Modification
1/96
Initial Release.
Updated ordering information
Added SOJ versions
Added 6Rns speed sort
Updated capacitance
Updated Presence Detect table
5/96
Updated ICC2, ICC5, IOUT
Improved timings tCAH, tCDD, tOEZ, tOFF, PD timings
CBR timing diagram was changed to allow CAS to remain low for back-to-back CBR cycles.
Hidden Refresh Cycle (Read) timing diagram was changed to show data being turned off with RAS not CAS
©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
50H8035
SA14-4630-02
Revised 5/96
Page 30 of 33
IBM [ IBM ]
