欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM11E2360E-70J 参数 Datasheet PDF下载

IBM11E2360E-70J图片预览
型号: IBM11E2360E-70J
PDF下载: 下载PDF文件 查看货源
内容描述: [Fast Page DRAM Module, 2MX36, 70ns, CMOS, PSMA72]
分类和应用: 动态存储器内存集成电路
文件页数/大小: 20 页 / 205 K
品牌: IBM [ IBM ]
 浏览型号IBM11E2360E-70J的Datasheet PDF文件第3页浏览型号IBM11E2360E-70J的Datasheet PDF文件第4页浏览型号IBM11E2360E-70J的Datasheet PDF文件第5页浏览型号IBM11E2360E-70J的Datasheet PDF文件第6页浏览型号IBM11E2360E-70J的Datasheet PDF文件第8页浏览型号IBM11E2360E-70J的Datasheet PDF文件第9页浏览型号IBM11E2360E-70J的Datasheet PDF文件第10页浏览型号IBM11E2360E-70J的Datasheet PDF文件第11页  
IBM11D1360E  
IBM11E1360E  
IBM11D2360E  
IBM11E2360E  
1M/2M x 36 DRAM Module  
AC Characteristics (TA = 0 to +70°C, VCC = 5.0V ± 0.5V)  
1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and  
VIL.  
2. An initial pause of 100µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is  
achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh  
cycles is required.  
3. AC measurements assume tT = 5ns.  
Read, Write, and Refresh Cycles (Common Parameters)  
-60  
-70  
Symbol  
Parameter  
Units  
Notes  
Min  
Max  
Min  
Max  
tRC  
tRP  
tCP  
Random Read or Write Cycle Time  
RAS Precharge Time  
110  
40  
130  
50  
ns  
ns  
ns  
CAS Precharge Time  
10  
10  
1
tRAS  
RAS Pulse Width  
60  
10K  
70  
10K  
ns  
tCAS  
tASR  
tRAH  
tASC  
CAS Pulse Width  
15  
0
100K  
20  
0
100K  
ns  
ns  
ns  
ns  
Row Address Setup Time  
Row Address Hold Time  
Column Address Setup Time  
10  
0
10  
0
tCAH  
tRCD  
tRAD  
Column Address Hold Time  
RAS to CAS Delay Time  
10  
20  
13  
45  
30  
10  
20  
15  
52  
35  
ns  
ns  
ns  
2
3
RAS to Column Address Delay Time  
tRSH  
tCSH  
tCRP  
tDZC  
tT  
RAS Hold Time  
15  
60  
5
50  
18  
70  
5
50  
ns  
ns  
ns  
ns  
ns  
ns  
CAS Hold Time  
CAS to RAS Precharge Time  
CAS Delay Time from DIN  
Transition Time (Rise and Fall)  
Hold Time CAS Low to CAS High  
0
0
3
3
tCLCH  
10  
10  
4
5
tAR  
Column Address Hold Time Referenced to RAS  
ns  
1. Last rising CASx edge to first falling CASx edge.  
2. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only: if tRCD is  
greater than the specified tRCD (max) limit, then access time is controlled by tCAC.  
3. Operation within the tRAD (max) limit ensures that tRAC (max) can be met. tRAD (max) is specified as a reference point only: If tRAD  
is greater than the specified tRAD (max) limit, then access time is controlled by tAA  
.
4. Last falling CASx edge to first rising CASx edge.  
5. This timing parameter is not applicable to this product, but applies to a related product in this family.  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
50H7977  
SA14-4332-02  
Revised 6/96  
Page 7 of 20  
 复制成功!