欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM0418A41QLAB-3 参数 Datasheet PDF下载

IBM0418A41QLAB-3图片预览
型号: IBM0418A41QLAB-3
PDF下载: 下载PDF文件 查看货源
内容描述: [Standard SRAM, 256KX18, 1.7ns, CMOS, PBGA119, BGA-119]
分类和应用: 静态存储器
文件页数/大小: 26 页 / 141 K
品牌: IBM [ IBM ]
 浏览型号IBM0418A41QLAB-3的Datasheet PDF文件第10页浏览型号IBM0418A41QLAB-3的Datasheet PDF文件第11页浏览型号IBM0418A41QLAB-3的Datasheet PDF文件第12页浏览型号IBM0418A41QLAB-3的Datasheet PDF文件第13页浏览型号IBM0418A41QLAB-3的Datasheet PDF文件第15页浏览型号IBM0418A41QLAB-3的Datasheet PDF文件第16页浏览型号IBM0418A41QLAB-3的Datasheet PDF文件第17页浏览型号IBM0418A41QLAB-3的Datasheet PDF文件第18页  
IBM0418A81QLAB IBM0436A81QLAB  
IBM0418A41QLAB IBM0436A41QLAB  
8Mb (256Kx36 & 512x18) and 4Mb (128Kx36 & 256Kx18) SRAM  
Read Write Cycles Timing Diagram  
t
KLKH  
t
KHKL  
t
KHKH  
K
t
AVKH  
A2  
A1  
A3  
A2  
SA  
SS  
A4  
t
SVKH  
t
KHAX  
t
KHSX  
t
t
KHWX  
t
KHWX  
SW  
t
WVKH  
t
WVKH  
KHWX  
t
KHWX  
SBW  
t
WVKH  
t
WVKH  
G
t
t
GHQZ  
KHQV  
t
KHQZ  
t
KHDX  
Q2  
D4  
Q3  
Q1  
D2  
DQ  
t
DVKH  
t
t
KHQX4  
KHQV  
t
t
DVKH  
KHDX  
Notes:  
1. D2 is the input data written in memory location A2.  
2. Q2 is output data read from the write buffer, as a result of address A2 being a match  
from the last write cycle address.  
crrh3316.08  
12/00  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
Page 14 of 26  
 复制成功!