IBM0117805 IBM0117805M
IBM0117805B IBM0117805P
2M x 8 11/10 EDO DRAM
EDO (Hyper Page) Mode Early Write Cycle
tRP
tRASP
VIH
RAS
VIL
tCRP
tHPC
tRCD
tCP
tCP
tRSH
tHCAS
tHCAS
tHCAS
VIH
CAS
VIL
tRAD
tCSH
tASC
tRAL
tCAH
tCAH
tASR tRAH
tASC
tCAH
tASC
VIH
VIL
Address
Row
Column 1
Column 2
Column N
tCWL
tRWL
tWCH
tWCH
tWRH
tWRP
tWCS
tWP
tWCS
tWP
tWCH
tWCS
VIH
VIL
tWP
WE
NOTE 1
tDS
tDH
tDS
tDH
tDS
tDH
VIH
VIL
DIN
Data In 1
Data In 2
Data In N
NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional.
: “H” or “L”
Doing so will facilitate compatibility with future EDO DRAMs.
OE = Don’t care
©IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
28H4724
SA14-4221-04
Revised 11/96
Page 19 of 29