欢迎访问ic37.com |
会员登录 免费注册
发布采购

H5PS1G83EFR 参数 Datasheet PDF下载

H5PS1G83EFR图片预览
型号: H5PS1G83EFR
PDF下载: 下载PDF文件 查看货源
内容描述: 1GB DDR2 SDRAM [1Gb DDR2 SDRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 44 页 / 566 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号H5PS1G83EFR的Datasheet PDF文件第1页浏览型号H5PS1G83EFR的Datasheet PDF文件第2页浏览型号H5PS1G83EFR的Datasheet PDF文件第3页浏览型号H5PS1G83EFR的Datasheet PDF文件第5页浏览型号H5PS1G83EFR的Datasheet PDF文件第6页浏览型号H5PS1G83EFR的Datasheet PDF文件第7页浏览型号H5PS1G83EFR的Datasheet PDF文件第8页浏览型号H5PS1G83EFR的Datasheet PDF文件第9页  
H5PS1G43EFR  
H5PS1G83EFR  
H5PS1G63EFR  
1. Description  
1.1 Device Features & Ordering Information  
1.1.1 Key Features  
• VDD = 1.8 +/- 0.1V  
• VDDQ = 1.8 +/- 0.1V  
• All inputs and outputs are compatible with SSTL_18 interface  
• 8 banks  
• Fully differential clock inputs (CK, /CK) operation  
• Double data rate interface  
• Source synchronous-data transaction aligned to bidirectional data strobe (DQS, DQS)  
• Differential Data Strobe (DQS, DQS)  
• Data outputs on DQS, DQS edges when read (edged DQ)  
• Data inputs on DQS centers when write (centered DQ)  
• On chip DLL align DQ, DQS and DQS transition with CK transition  
• DM mask write data-in at the both rising and falling edges of the data strobe  
• All addresses and control inputs except data, data strobes and data masks latched on the rising  
edges of the clock  
• Programmable CAS latency 3, 4, 5 and 6 supported  
• Programmable additive latency 0, 1, 2, 3, 4 and 5 supported  
• Programmable burst length 4/8 with both nibble sequential and interleave mode  
• Internal eight bank operations with single pulsed RAS  
• Auto refresh and self refresh supported  
• tRAS lockout supported  
• 8K refresh cycles /64ms  
• JEDEC standard 60ball FBGA(x4/x8), 84ball FBGA(x16)  
• Full strength driver option controlled by EMR  
• On Die Termination supported  
• Off Chip Driver Impedance Adjustment supported  
• Read Data Strobe supported (x8 only)  
• Self-Refresh High Temperature Entry  
Operating Frequency  
Ordering Information  
Grade tCK(ns)  
CL  
3
tRCD  
tRP  
3
Unit  
Part No.  
Configuration Package  
E3  
C4  
Y5  
S6  
S5  
Clk  
5
3.75  
3
3
4
5
6
5
H5PS1G43EFR-XX*  
256Mx4  
128Mx8  
64Mx16  
60 Ball  
84 Ball  
Clk  
Clk  
Clk  
Clk  
4
4
H5PS1G83EFR-XX*  
H5PS1G63EFR-XX*  
5
5
2.5  
2.5  
6
6
5
5
Note:  
-XX* is the speed bin, refer to the Operating Frequency table for complete part number.  
Hynix lead & halogen-free products are compliant to RoHS.  
Rev. 0.4 / Nov 2008  
4