欢迎访问ic37.com |
会员登录 免费注册
发布采购

GMS87C2120 参数 Datasheet PDF下载

GMS87C2120图片预览
型号: GMS87C2120
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS单芯片8位微控制器与A / D转换器和VFD驱动器 [CMOS Single-Chip 8-Bit Microcontroller with A/D Converter & VFD Driver]
分类和应用: 驱动器转换器微控制器
文件页数/大小: 92 页 / 1757 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号GMS87C2120的Datasheet PDF文件第72页浏览型号GMS87C2120的Datasheet PDF文件第73页浏览型号GMS87C2120的Datasheet PDF文件第74页浏览型号GMS87C2120的Datasheet PDF文件第75页浏览型号GMS87C2120的Datasheet PDF文件第77页浏览型号GMS87C2120的Datasheet PDF文件第78页浏览型号GMS87C2120的Datasheet PDF文件第79页浏览型号GMS87C2120的Datasheet PDF文件第80页  
GMS81C2020/GMS81C2120  
Hyundai Micro Electronics  
by pull-up or other means.  
Minimizing Current Consumption  
The Stop mode is designed to reduce power consumption.  
To minimize current drawn during Stop mode, the user  
should turn-off output drivers that are sourcing or sinking  
current, if it is practical.  
It should be set properly that current flow through port  
doesn't exist.  
First conseider the setting to input mode. Be sure that there  
is no current flow after considering its relationship with  
external circuit. In input mode, the pin impedance viewing  
from external MCU is very high that the current doesn’t  
flow.  
Note: In the STOP operation, the power dissipation asso-  
ciated with the oscillator and the internal hardware  
is lowered; however, the power dissipation associat-  
ed with the pin interface (depending on the external  
circuitry and program) is not directly determined by  
the hardware operation of the STOP feature. This  
point should be little current flows when the input  
level is stable at the power voltage level (VDD/VSS);  
however, when the input level becomes higher than  
the power voltage level (by approximately 0.3V), a  
current begins to flow. Therefore, if cutting off the  
output transistor at an I/O port puts the pin signal  
into the high-impedance state, a current flow across  
the ports input transistor, requiring it to fix the level  
But input voltage level should be VSS or VDD. Be careful  
that if unspecified voltage, i.e. if unfirmed voltage level  
(not VSSor VDD) is applied to input pin, there can be little  
current (max. 1mA at around 2V) flow.  
If it is not appropriate to set as an input mode, then set to  
output mode considering there is no current flow. Setting  
to High or Low is decided considering its relationship with  
external circuit. For example, if there is external pull-up re-  
sistor then it is set to output mode, i.e. to High, and if there  
is external pull-down register, it is set to low.  
V
DD  
INPUT PIN  
INPUT PIN  
V
DD  
V
DD  
internal  
pull-up  
i=0  
V
DD  
OPEN  
O
O
i
O
i
Very weak current flows  
V
DD  
GND  
i=0  
X
GND  
X
OPEN  
Weak pull-up current flows  
O
When port is configured as an input, input level should  
be closed to 0V or 5V to avoid power consumption.  
* Pull-up is Metal Option  
Figure 21-2 Application Example of Unused Input Port  
76  
preliminary  
Nov. 1999 Ver 0.0  
 复制成功!