欢迎访问ic37.com |
会员登录 免费注册
发布采购

GM71CS17800CLT-7 参数 Datasheet PDF下载

GM71CS17800CLT-7图片预览
型号: GM71CS17800CLT-7
PDF下载: 下载PDF文件 查看货源
内容描述: X8快速页模式DRAM\n [x8 Fast Page Mode DRAM ]
分类和应用: 存储内存集成电路光电二极管动态存储器
文件页数/大小: 9 页 / 94 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号GM71CS17800CLT-7的Datasheet PDF文件第1页浏览型号GM71CS17800CLT-7的Datasheet PDF文件第2页浏览型号GM71CS17800CLT-7的Datasheet PDF文件第3页浏览型号GM71CS17800CLT-7的Datasheet PDF文件第5页浏览型号GM71CS17800CLT-7的Datasheet PDF文件第6页浏览型号GM71CS17800CLT-7的Datasheet PDF文件第7页浏览型号GM71CS17800CLT-7的Datasheet PDF文件第8页浏览型号GM71CS17800CLT-7的Datasheet PDF文件第9页  
GM71C17800C  
GM71CS17800CL  
Capacitance (VCC = 5V+/-10%, TA = 25C)  
Symbol  
CI1  
Parameter  
Input Capacitance (Address)  
Input Capacitance (Clocks)  
Output Capacitance (Data-In/Out)  
Min  
Max  
Unit  
pF  
Note  
1
-
-
-
5
7
7
CI2  
pF  
1
CI/O  
pF  
1, 2  
Note: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
2. CAS = VIH to disable DOUT  
.
AC Characteristics (VCC = 5V+/-10%, TA = 0 ~ +70C, Vss = 0V, Note 1, 2, 18)  
Test Conditions  
Input rise and fall times : 5 ns  
Input timing reference levels : 0.8V, 2.4V  
Output timing reference levels : 0.4V, 2.4V  
Output load : 2TTL gate + CL (100 pF)  
(Including scope and jig)  
Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)  
GM71C(S)17800 GM71C(S)17800 GM71C(S)17800  
C/CL-5  
C/CL-6  
C/CL-7  
Unit Note  
Symbol  
Parameter  
Min Max Min Max Min Max  
Random Read or Write Cycle Time  
RAS Precharge Time  
90  
30  
-
-
110  
40  
-
-
130  
50  
-
-
ns  
ns  
t
RC  
tRP  
CAS Precharge Time  
7
-
10  
60  
-
10  
70  
-
ns  
ns  
t
CP  
t
RAS  
CAS  
ASR  
RAH  
ASC  
CAH  
RCD  
RAD  
RSH  
CSH  
CRP  
ODD  
DZO  
DZC  
RAS Pulse Width  
50 10,000  
10,000  
10,000  
t
CAS Pulse Width  
13 10,000 15 10,000 18 10,000 ns  
t
Row Address Set up Time  
Row Address Hold Time  
Column Address Set-up Time  
0
7
0
-
-
-
0
10  
0
-
-
-
-
0
10  
0
-
-
-
-
ns  
ns  
t
t
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
t
Column Address Hold Time  
RAS to CAS Delay Time  
RAS to Column Address Delay Time  
RAS Hold Time  
7
17  
12  
13  
50  
5
-
45  
30  
-
10  
15  
20 45  
15 30  
20 52  
15 35  
3
4
t
t
t
15  
60  
5
-
-
18  
70  
5
-
-
CAS Hold Time  
-
t
CAS to RAS Precharge Time  
OE to DIN Delay Time  
-
-
-
t
t
13  
0
-
15  
0
-
18  
0
-
5
6
6
7
t
OE Delay Time from DIN  
CAS Delay Time from DIN  
Transition Time (Rise and Fall)  
-
-
-
0
-
0
-
0
-
t
tT  
3
50  
3
50  
3
50  
Rev 0.1 / Apr’01  
 复制成功!