欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT46R02M 参数 Datasheet PDF下载

HT46R02M图片预览
型号: HT46R02M
PDF下载: 下载PDF文件 查看货源
内容描述: 1.5V电池8位OTP MCU [1.5V Battery 8-Bit OTP MCU]
分类和应用: 电池
文件页数/大小: 69 页 / 430 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT46R02M的Datasheet PDF文件第7页浏览型号HT46R02M的Datasheet PDF文件第8页浏览型号HT46R02M的Datasheet PDF文件第9页浏览型号HT46R02M的Datasheet PDF文件第10页浏览型号HT46R02M的Datasheet PDF文件第12页浏览型号HT46R02M的Datasheet PDF文件第13页浏览型号HT46R02M的Datasheet PDF文件第14页浏览型号HT46R02M的Datasheet PDF文件第15页  
HT46R01M/HT46R02M/HT48R01M/HT48R02M  
Program Memory  
The Program Memory is the location where the user  
code or program is stored. The device is supplied with  
One-Time Programmable, OTP, memory where users  
can program their application code into the device. By  
using the appropriate programming tools, OTP devices  
offer users the flexibility to freely develop their applica-  
tions which may be useful during debug or for products  
requiring frequent upgrades or program changes.  
·
·
A/D interrupt vector  
This internal vector is used by the A/D converter. If  
A/D conversion complete , the program will jump to  
this location and begin execution if the A/D interrupt is  
enabled and the stack is not full.  
Time base interrupt vector  
This internal vector is used by the internal Time Base.  
If a Time Base overflow occurs, the program will jump  
to this location and begin execution if the Time Base  
counter interrupt is enabled and the stack is not full.  
Structure  
The Program Memory is addressed by the Program  
Counter and also contains data, table information and  
interrupt entries. Table data, which can be setup in any  
location within the Program Memory, is addressed by  
separate table pointer registers.  
Look-up Table  
Any location within the Program Memory can be defined  
as a look-up table where programmers can store fixed  
data. To use the look-up table, the table pointer must  
first be setup by placing the lower order address of the  
look up data to be retrieved in the table pointer register,  
TBLP. This register defines the lower 8-bit address of  
the look-up table.  
Special Vectors  
Within the Program Memory, certain locations are re-  
served for special usage such as reset and interrupts.  
·
Reset Vector  
After setting up the table pointer, the table data can be  
retrieved from the current Program Memory page or last  
Program Memory page using the ²TABRDC[m]² or  
²TABRDL [m]² instructions, respectively. When these in-  
structions are executed, the lower order table byte from  
the Program Memory will be transferred to the user de-  
fined Data Memory register [m] as specified in the in-  
struction. The higher order table data byte from the  
Program Memory will be transferred to the TBLH special  
register. Any unused bits in this transferred higher order  
byte will be read as ²0².  
This vector is reserved for use by the device reset for  
program initialisation. After a device reset is initiated, the  
program will jump to this location and begin execution.  
·
External interrupt vector  
This vector is used by the external interrupt. If the ex-  
ternal interrupt pin on the device receives an edge  
transition, the program will jump to this location and  
begin execution if the external interrupt is enabled and  
the stack is not full. The external interrupt active edge  
transition type, whether high to low, low to high or both  
is specified in the CTRL1 register.  
·
Timer/Event 0/1 counter interrupt vector  
This internal vector is used by the Timer/Event Coun-  
ters. If a Timer/Event Counter overflow occurs, the  
program will jump to its respective location and begin  
execution if the associated Timer/Event Counter inter-  
rupt is enabled and the stack is not full.  
H
T
4
6
R
0
1
M
H
T
4
6
R
0
2
M
H
T
4
8
R
0
1
M
H
T
4
8
R
0
2
M
0
0
0
0
4
8
H
H
H
R
e
s
e
t
R
e
s
e
t
0
0
0
0
4
8
H
H
H
R
e
s
e
t
R
e
s
e
t
E
x
t
e
r
n
a
l
E
x
t
e
r
n
a
l
E
x
t
e
r
n
a
l
E
x
t
e
r
n
a
l
I
n
t
e
r
r
u
p
t
I
n
t
e
r
r
u
p
t
I
n
t
e
r
r
u
p
t
I
n
t
e
r
r
u
p
t
T
i
m
e
r
0
T
i
m
e
r
0
T
i
m
e
r
0
T
i
m
e
r
0
I
I
I
I
n
n
n
n
t
t
t
t
e
e
e
e
r
r
r
r
r
r
r
r
u
u
u
u
p
p
p
p
t
t
t
t
I
I
I
I
n
n
n
n
t
t
t
t
e
e
e
e
r
r
r
r
r
r
r
r
u
u
u
u
p
p
p
p
t
t
t
t
I
n
t
e
r
r
u
p
t
I
n
t
e
r
r
u
p
t
T
i
m
e
r
1
T
i
m
e
r
1
T
i
m
e
r
1
T
i
m
e
r
1
0
C
H
0
C
H
I
n
t
e
r
r
u
p
t
I
n
t
e
r
r
u
p
t
A
/
D
A
/
D
1
1
0
4
H
H
1
1
1
0
4
8
H
H
H
T
i
m
e
B
a
s
e
T
i
m
e
B
a
s
e
T
i
m
e
B
a
s
e
T
i
m
e
B
a
s
e
I
n
t
e
r
r
u
p
t
I
n
t
e
r
r
u
p
t
1
8
H
1
4
b
i
t
s
1
4
b
i
t
s
3
F
F
H
3
F
F
H
1
5
b
i
t
s
1
5
b
i
t
s
7
F
F
H
7
F
F
H
Program Memory Structure  
Rev. 1.00  
11  
December 18, 2009