HT46R068B/HT46R069B
Enhanced A/D Type 8-bit OTP MCU
Pin Remapping Configuration
The pin remapping function enables the function pins PWM0/TC1, INT and PFD to be located on
different port pins. It is important not to confuse the Pin Remapping function with the Pin-shared
function, these two functions have no interdependence.
The PCFG bit in the CTRL0 register allows the three function pins PWM0/TC1, INT and PFD to
be remapped to different port pins. After power up, this bit will be reset to zero, which will define
the default port pins to which these three functions will be mapped. Changing this bit will move
the functions to other port pins.
Examination of the pin names on the package diagrams will reveal that some pin function names
are repeated, this indicates a function pin that can be remapped to other port pins. If the pin name
is bracketed then this indicates its alternative location. Pin names without brackets indicates its
default location which is the condition after Power-on.
PCFG Bit Status
PCFG Bit
0
1
(PWM0/TC1)/PA4
INT/PA3
[(PWM0/TC1)]/PB5
[INT]/PB4
Pin Mapping
PFD/PA1
[PFD]/PB3
Pin Remapping
I/O Pin Structures
The diagrams illustrate the I/O pin internal structures. As the exact logical construction of the I/O
pin may differ from these drawings, they are supplied as a guide only to assist with the functional
understanding of the I/O pins.
V
D
D
P
l
u
-
l
i
H
h
g
C
o
n
r
l
o
t
B
t
i
S
l
e
c
e
t
W
a
e
k
D
t
a
a
B
u
s
D
Q
P
l
u
u
l
-
p
W
i
r
e
t
C
o
n
r
l
o
t
R
e
s
g
e
t
i
r
C
K
Q
S
C
i
h
p
R
e
e
s
t
I
/
p
O
i
n
R
a
e
d
C
o
t
n
o
r
l
R
e
s
g
e
t
i
r
D
t
a
a
B
i
t
D
Q
W
i
r
e
t
D
t
a
a
R
e
s
g
e
t
i
r
C
K
Q
S
M
U
X
R
a
e
d
D
a
a
t
R
g
e
s
i
e
t
r
P
A
o
n
y
l
S
y
e
s
t
m
W
a
e
k
u
-
p
W
k
a
-
e
u
p
S
l
e
c
e
t
Generic Input/Output Ports
Rev. 1.00
45
�anꢀaꢁꢂ ꢃꢄꢅ ꢃ011