HT46R064D/065D/066D
Enhanced A/D Type 8-Bit OTP MCU with LED Driver
Watchdog Time-out Reset during Normal Operation
The Watchdog time-out Reset during normal operation is the same as a hardware RES pin reset except
that the Watchdog time-out flag TO will be set to ²1².
Note: tRSTD is power-on delay, typical time=50ms
WDT Time-out Reset during Normal Operation Timing Chart
Watchdog Time-out Reset during Sleep mode
The Watchdog time-out Reset during Sleep mode is a little different from other kinds of reset. Most of
the conditions remain unchanged except that the Program Counter and the Stack Pointer will be
cleared to ²0² and the TO flag will be set to ²1². Refer to the A.C. Characteristics for tSST details.
WDT Time-out Reset during Sleep Timing Chart
Note: The tSST can be chosen to be either 128 or 2 clock cycles via configuration option if the system clock
source is provided by ERC or HIRC. The SST is 128 for HXT or LXT.
Reset Initial Conditions
The different types of reset described affect the reset flags in different ways. These flags, known as
PDF and TO are located in the status register and are controlled by various microcontroller operations,
such as the Sleep function or Watchdog Timer. The reset flags are shown in the table:
TO
0
PDF
RESET Conditions
0
u
u
1
Power-on reset
u
RES or LVR reset during Normal or Slow Mode operation
WDT time-out reset during Normal or Slow Mode operation
WDT time-out reset during Sleep Mode operation
1
1
Note: ²u² stands for unchanged
The following table indicates the way in which the various components of the microcontroller are
affected after a power-on reset occurs.
Item
Program Counter
Interrupts
Condition After RESET
Reset to zero
All interrupts will be disabled
WDT
Clear after reset, WDT begins counting
Timer Counter will be turned off
Timer/Event Counter
Prescaler
The Timer Counter Prescaler will be cleared
I/O ports will be setup as inputs
Input/Output Ports
Stack Pointer
Stack Pointer will point to the top of the stack
Rev. 1.00
37
January 12, 2011