欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT46R47(18SOP) 参数 Datasheet PDF下载

HT46R47(18SOP)图片预览
型号: HT46R47(18SOP)
PDF下载: 下载PDF文件 查看货源
内容描述: [Microcontroller, 8-Bit, UVPROM, 8MHz, CMOS, PDSO18]
分类和应用: 可编程只读存储器微控制器光电二极管
文件页数/大小: 75 页 / 613 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT46R47(18SOP)的Datasheet PDF文件第40页浏览型号HT46R47(18SOP)的Datasheet PDF文件第41页浏览型号HT46R47(18SOP)的Datasheet PDF文件第42页浏览型号HT46R47(18SOP)的Datasheet PDF文件第43页浏览型号HT46R47(18SOP)的Datasheet PDF文件第45页浏览型号HT46R47(18SOP)的Datasheet PDF文件第46页浏览型号HT46R47(18SOP)的Datasheet PDF文件第47页浏览型号HT46R47(18SOP)的Datasheet PDF文件第48页  
HT46R46/C46/R47/C47/R48/R49  
Watchdog Timer  
The Watchdog Timer is provided to prevent program mal-  
functions or sequences from jumping to unknown loca-  
tions, due to certain uncontrollable external events such  
as electrical noise. It operates by providing a device reset  
when the WDT counter overflows. The WDT clock is sup-  
plied by one of two sources selected by configuration op-  
tion: its own self contained dedicated internal WDT  
oscillator or fSYS/4. Note that if the WDT configuration op-  
tion has been disabled, then any instruction relating to its  
operation will result in no operation.  
If the fSYS/4 clock is used as the WDT clock source, it  
should be noted that when the system enters the Power  
Down Mode, then the instruction clock is stopped and  
the WDT will lose its protecting purposes. For systems  
that operate in noisy environments, using the internal  
WDT oscillator is strongly recommended.  
Under normal program operation, a WDT time-out will  
initialise a device reset and set the status bit TO. How-  
ever, if the system is in the Power Down Mode, when a  
WDT time-out occurs, the TO bit in the status register  
will be set and only the Program Counter and Stack  
Pointer will be reset. Three methods can be adopted to  
clear the contents of the WDT. The first is an external  
hardware reset, which means a low level on the RES  
pin, the second is using the watchdog software instruc-  
tions and the third is via a ²HALT² instruction.  
In the Cost-Effective A/D Type series of  
microcontrollers, all Watchdog Timer options, such as  
enable/disable, WDT clock source and clear instruction  
type all selected through configuration options. There  
are no internal registers associated with the WDT in the  
Cost-Effective A/D Type MCU series. One of the WDT  
clock sources is an internal oscillator which has an ap-  
proximate period of 65ms at a supply voltage of 5V. How-  
ever, it should be noted that this specified internal clock  
period can vary with VDD, temperature and process  
variations. The other WDT clock source option is the  
There are two methods of using software instructions to  
clear the Watchdog Timer, one of which must be chosen  
by configuration option. The first option is to use the sin-  
gle ²CLR WDT² instruction while the second is to use the  
two commands ²CLR WDT1² and ²CLR WDT2². For the  
first option, a simple execution of ²CLR WDT² will clear  
the WDT while for the second option, both ²CLR WDT1²  
and ²CLR WDT2² must both be executed to successfully  
clear the WDT. Note that for this second option, if ²CLR  
WDT1² is used to clear the WDT, successive executions  
of this instruction will have no effect, only the execution of  
a ²CLR WDT2² instruction will clear the WDT. Similarly  
after the ²CLR WDT2² instruction has been executed,  
only a successive ²CLR WDT1² instruction can clear the  
Watchdog Timer.  
f
SYS/4 clock. Whether the WDT clock source is its own  
internal WDT oscillator, or from fSYS/4, it is further di-  
vided by 16 via an internal 15-bit counter and a clearable  
single bit counter to give longer Watchdog time-outs. As  
this ratio is fixed it gives an overall Watchdog Timer  
time-out value of 215/fS to 216/fS. As the clear instruction  
only resets the last stage of the divider chain, for this  
reason the actual division ratio and corresponding  
Watchdog Timer time-out can vary by a factor of two.  
The exact division ratio depends upon the residual value  
in the Watchdog Timer counter before the clear instruc-  
tion is executed. It is important to realise that as there  
are no independent internal registers or configuration  
options associated with the length of the Watchdog  
Timer time-out, it is completely dependent upon the fre-  
quency of fSYS/4 or the internal WDT oscillator.  
C
L
R
W
D
T
1
F
l
a
g
C
l
e
a
r
W
D
T
T
y
p
e
C
o
n
f
i
g
u
r
a
t
i
o
n
O
p
t
i
o
n
C
L
R
W
D
T
2
F
l
a
g
1
o
r
2
I
n
s
t
r
u
c
t
i
o
n
s
C
L
R
W
D
T
C
l
o
c
k
S
o
u
r
c
e
S
Y
S
f
S
W
D
T
T
i
m
e
-
o
u
t
C
o
n
f
i
g
u
r
a
t
i
o
n
1
5
-
b
i
t
C
o
u
n
t
e
r
¸
2
1
5
1
6
2
/
f
S
~
2
/
f
W
D
T
O
s
c
i
l
l
a
t
o
r
O
p
t
i
o
n
W
D
T
C
l
o
c
k
S
o
u
r
c
e
Watchdog Timer  
Rev. 1.00  
44  
April 18, 2007  
 复制成功!