欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT46R14(28SKDIP) 参数 Datasheet PDF下载

HT46R14(28SKDIP)图片预览
型号: HT46R14(28SKDIP)
PDF下载: 下载PDF文件 查看货源
内容描述: [Microcontroller, 8-Bit, UVPROM, 8MHz, CMOS, PDIP28]
分类和应用: 可编程只读存储器微控制器光电二极管
文件页数/大小: 47 页 / 327 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT46R14(28SKDIP)的Datasheet PDF文件第1页浏览型号HT46R14(28SKDIP)的Datasheet PDF文件第2页浏览型号HT46R14(28SKDIP)的Datasheet PDF文件第4页浏览型号HT46R14(28SKDIP)的Datasheet PDF文件第5页浏览型号HT46R14(28SKDIP)的Datasheet PDF文件第6页浏览型号HT46R14(28SKDIP)的Datasheet PDF文件第7页浏览型号HT46R14(28SKDIP)的Datasheet PDF文件第8页浏览型号HT46R14(28SKDIP)的Datasheet PDF文件第9页  
HT46R14  
Pin Description  
Pin Name  
I/O  
Option  
Description  
Bidirectional 8-bit input/output port. Each bit can be configured as wake-up in-  
put by options. Software instructions determine the CMOS output or Schmitt  
trigger input with or without pull-high resistor (determined by pull-high option:  
bit option).  
PA0/PPG1  
PA1~PA2  
PA3/PFD  
PA4/TMR0  
PA5/INT0  
PA6/INT1  
PA7/TMR1  
Pull-high  
Wake-up  
The PFD, INT0 and INT1 are pin-shared with PA3, PA5 and PA6. The TMR0  
is pin-shared with PA4, TMR1 is pin shared with PA7, respectively.  
I/O  
PA3 or PFD The PPG1 is a programmable pulse generator1 output pin, pin shared with  
PA0. The PPG1 or I/O function is selected via configuration option. The PPG1  
output pin is floating during power-on reset, RES pin reset or LVR reset. The  
PPG1 output level (active low or active high) can be selected via configuration  
option.  
Bidirectional 8-bit input/output port. Software instructions determine the  
CMOS output, Schmitt trigger input with or without pull-high resistor (deter-  
PB0/AN0~  
PB7/AN7  
I/O  
Pull-high  
mined by pull-high option: bit option) or A/D input.  
Once a PB line is selected as an A/D input (by using software control), the I/O  
function and pull-high resistor are disabled automatically.  
Bidirectional 4-bit input/output port. Software instructions determine the  
CMOS output, Schmitt trigger input with or without pull-high resistor (deter-  
mine by pull-high option: byte option).  
C0VIN+, C0VIN- and C0OUT are pin-shared with PC1, PC0 and PC2. Once  
the Comparator 0 function is used, the internal registers related to PC1, PC0  
cannot be used, PC2 can be used as input only, the PC1, PC0 I/O function,  
PC2 output function and pull-high resistor are disabled automatically. Soft-  
PC0/C0VIN-  
PC1/C0VIN+  
PC2/C0OUT  
PC3/C1OUT  
C1VIN+  
Pull-high  
I/O or  
I/O  
Comparator ware instructions determine the Comparator 0 function to be used.  
C1VIN+ and C1VIN- are Comparator 1 input, C1OUT is pin-shared with PC3.  
Once the Comparator 1 function is used, the internal register related to PC3  
can be used as input only, the PC3 output function and pull-high resistor are  
disabled automatically. Software instructions determine the Comparator 1  
function to be used.  
C1VIN-  
This is a programmable pulse generator 0 output pin, the pin is floating during  
PPG0  
O
power-on reset, RES pin reset or LVR reset. The PPG0 output level (active  
low or active high) can be selected via configuration option  
¾
OSC1, OSC2 are connected to an RC network or a Crystal (determined by op-  
tions) for the internal system clock. In the case of RC operation, OSC2 is the  
output terminal for 1/4 system clock.  
OSC1  
OSC2  
I
Crystal  
or RC  
O
RES  
VDD  
VSS  
I
Schmitt trigger reset input. Active low.  
Positive power supply  
¾
¾
¾
¾
¾
Negative power supply, ground  
Absolute Maximum Ratings  
Supply Voltage...........................VSS-0.3V to VSS+6.0V  
Input Voltage..............................VSS-0.3V to VDD+0.3V  
Storage Temperature............................-50°C to 125°C  
Operating Temperature...........................-40°C to 85°C  
Note: These are stress ratings only. Stresses exceeding the range specified under ²Absolute Maximum Ratings² may  
cause substantial damage to the device. Functional operation of this device at other conditions beyond those  
listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliabil-  
ity.  
Rev. 1.10  
3
November 24, 2005