欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT46R065B_12 参数 Datasheet PDF下载

HT46R065B_12图片预览
型号: HT46R065B_12
PDF下载: 下载PDF文件 查看货源
内容描述: 增强A / D型8位OTP MCU [Enhanced A/D Type 8-Bit OTP MCU]
分类和应用:
文件页数/大小: 98 页 / 636 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT46R065B_12的Datasheet PDF文件第29页浏览型号HT46R065B_12的Datasheet PDF文件第30页浏览型号HT46R065B_12的Datasheet PDF文件第31页浏览型号HT46R065B_12的Datasheet PDF文件第32页浏览型号HT46R065B_12的Datasheet PDF文件第34页浏览型号HT46R065B_12的Datasheet PDF文件第35页浏览型号HT46R065B_12的Datasheet PDF文件第36页浏览型号HT46R065B_12的Datasheet PDF文件第37页  
HT46R064B/065B/066B  
Under normal program operation, a Watchdog Timer  
time-out will initialise a device reset and set the status bit  
TO. However, if the system is in the Idle/Sleep Mode,  
when a Watchdog Timer time-out occurs, the device will  
be woken up, the TO bit in the status register will be set  
and only the Program Counter and Stack Pointer will be  
reset. Three methods can be adopted to clear the con-  
tents of the Watchdog Timer. The first is an external  
hardware reset, which means a low level on the external  
reset pin, the second is using the Clear Watchdog Timer  
software instructions and the third is when a HALT in-  
struction is executed. There are two methods of using  
software instructions to clear the Watchdog Timer, one  
of which must be chosen by configuration option. The  
first option is to use the single ²CLR WDT² instruction  
while the second is to use the two commands ²CLR  
WDT1² and ²CLR WDT2². For the first option, a simple  
execution of ²CLR WDT² will clear the Watchdog Timer  
while for the second option, both ²CLR WDT1² and  
²CLR WDT2² must both be executed to successfully  
clear the Watchdog Timer. Note that for this second op-  
tion, if ²CLR WDT1² is used to clear the Watchdog  
Timer, successive executions of this instruction will  
have no effect, only the execution of a ²CLR WDT2² in-  
struction will clear the Watchdog Timer. Similarly after  
the ²CLR WDT2² instruction has been executed, only a  
successive ²CLR WDT1² instruction can clear the  
Watchdog Timer.  
C
L
R
W
D
T
1
F
l
a
g
r
C
l
e
a
W
D
T
T
y
p
e
C
o
n
f
i
g u  
g
r
a
t
i
o
n
O
p
t
i
o
n
C
L
R
W
D
T
2
F
l
a
1
o
r
2
I
n
s
t
r
u
c
t
i
o
n
s
C
L
R
f
S
Y
S
C
o
n
f
i
g
.
T C  
f
W
D
K
L
X
T
O
p
t
i
o
n
1
5
s
t
a
g
e
W
c
o
D
u
T
n
t
T
e
i
r
m
e
-
o
u
S
e
l
e
c
t
L
I
R
C
W
D
T
C
l
o
c
k
S
o
u
r
c
e
S
e
l
e
c
t
i
o
n
W
S
2
~
W
S
0
Watchdog Timer  
·
WDTS Register  
Bit  
Name  
R/W  
7
6
5
4
3
2
1
0
WS2  
R/W  
1
WS1  
R/W  
1
WS0  
R/W  
1
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
¾
POR  
Bit 7~3 :  
Bit 2~0  
unimplemented, read as ²0²  
WS2, WS1, WS0: WDT time-out period selection  
000: 28 tWDTCK  
001: 29 tWDTCK  
010: 210 tWDTCK  
011: 211 tWDTCK  
100: 212 tWDTCK  
101: 213 tWDTCK  
110: 214 tWDTCK  
111: 215 tWDTCK  
Rev. 1.10  
33  
October 23, 2012  
 复制成功!