欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT46F47E 参数 Datasheet PDF下载

HT46F47E图片预览
型号: HT46F47E
PDF下载: 下载PDF文件 查看货源
内容描述: 高性价比的A / D型闪存的8位微控制器与EEPROM [Cost-Effective A/D Flash Type 8-Bit MCU with EEPROM]
分类和应用: 闪存微控制器可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 88 页 / 541 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT46F47E的Datasheet PDF文件第24页浏览型号HT46F47E的Datasheet PDF文件第25页浏览型号HT46F47E的Datasheet PDF文件第26页浏览型号HT46F47E的Datasheet PDF文件第27页浏览型号HT46F47E的Datasheet PDF文件第29页浏览型号HT46F47E的Datasheet PDF文件第30页浏览型号HT46F47E的Datasheet PDF文件第31页浏览型号HT46F47E的Datasheet PDF文件第32页  
HT46F46E/HT46F47E/HT46F48E/HT46F49E  
·
·
PWM Outputs  
A/D Inputs  
All devices contain one or two PWM outputs pin  
shared with pins PD0 and PD1. The PWM output  
functions are chosen via configuration options and re-  
main fixed after the device is programmed. Note that  
the corresponding bit or bits of the port control regis-  
ter, PDC, must setup the pin as an output to enable  
the PWM output. If the PDC port control register has  
setup the pin as an input, then the pin will function as a  
normal logic input with the usual pull-high option, even  
if the PWM configuration option has been selected.  
Each device has four A/D converter inputs. All of  
these analog inputs are pin-shared with I/O pins on  
Port B. If these pins are to be used as A/D inputs and  
not as normal I/O pins then the corresponding bits in  
the A/D Converter Control Register, ADCR, must be  
properly set. There are no configuration options asso-  
ciated with the A/D function. If used as I/O pins, then  
full pull-high resistor configuration options remain,  
however if used as A/D inputs then any pull-high resis-  
tor options associated with these pins will be automat-  
ically disconnected.  
V
D
D
P
u
l
l
-
H
i
g
h
C
o
n
t
r
o
l
B
i
t
n
O
p
t
i
o
W
e
a
k
D
C
Q
Q
P
u
l
l
-
u
p
D
a
t
a
B
u
s
W
r
i
t
e
C
o
n
t
r
o
l
R
e
g
i
s
t
e
r
K
S
C
h
i
p
R
e
s
e
t
I
/
O
P
i
n
R
e
d
a
C
o
n
t
r
o
l
R
e
g
i
s
t
e
r
D
a
t
a
B
i
t
D
C
Q
Q
W
r
i
t
e
D
a
t
a
R
e
g
i
s
t
e
r
K
S
M
U
R
e
a
d
D
a
t
a
R
e
g
i
s
t
e
r
X
S
y
s
t
e
m
W
a
k
e
-
u
p
P
A
o
n
l
y
o n  
W
a
k
e
-
u
p
O
p
t
i
Non-pin-shared Function Input/Output Ports  
V
D
D
P
u
l
l
-
H
i
g
h
C
o
n
t
r
o
l
B
i
t
n
O
p
t
i
o
W
e
a
k
D
a
t
a
B
u
D
C
s
Q
Q
P
u
l
l
-
u
p
W
r
i
t
e
C
o
n
t
r
o
l
R
e
g
i
s
t
e
r
K
S
C
h
i
p
R
e
s
e
t
P
A
4
/
T
M
R
R
e
a
d
C
o
n
t
r
o
l
R
e
g
i
s
t
e
r
P
A
5
/
I
N
T
D
a
t
a
B
i
t
D
C
Q
Q
W
r
i
t
e
D
a
t
a
R
e
g
i
s
t
e
r
K
S
M
U
R
e
a
d
D
a
t
a
R
e
g
i
s
t
e
r
X
I
N
T
f
o
r
P
A
5
o
n
l
y
T
M
R
f
o
r
P
A
4
o
n
l
y
S
y
s
t
e
m
W
a
k
e
-
u
p
W
a
k
e
-
u
p
O
p
t
i
o
n
PA4/PA5 Input/Output Ports  
Rev. 1.40  
28  
July 28, 2009  
 复制成功!