欢迎访问ic37.com |
会员登录 免费注册
发布采购

HD6473434F16 参数 Datasheet PDF下载

HD6473434F16图片预览
型号: HD6473434F16
PDF下载: 下载PDF文件 查看货源
内容描述: 12伏不能应用于S -掩模模型(单电源规格) ,因为这可能会永久损坏设备。 [12 V must not be applied to the S-mask model (single-power-supply specification), as this may permanently damage the device.]
分类和应用: 外围集成电路微控制器可编程只读存储器时钟
文件页数/大小: 752 页 / 2557 K
品牌: HITACHI [ HITACHI SEMICONDUCTOR ]
 浏览型号HD6473434F16的Datasheet PDF文件第298页浏览型号HD6473434F16的Datasheet PDF文件第299页浏览型号HD6473434F16的Datasheet PDF文件第300页浏览型号HD6473434F16的Datasheet PDF文件第301页浏览型号HD6473434F16的Datasheet PDF文件第303页浏览型号HD6473434F16的Datasheet PDF文件第304页浏览型号HD6473434F16的Datasheet PDF文件第305页浏览型号HD6473434F16的Datasheet PDF文件第306页  
12.3.3 Synchronous Mode  
Overview  
In synchronous mode, the SCI transmits and receives data in synchronization with clock pulses.  
This mode is suitable for high-speed serial communication.  
The SCI transmitter and receiver share the same clock but are otherwise independent, so full  
duplex communication is possible. The transmitter and receiver are also double buffered, so  
continuous transmitting or receiving is possible by reading or writing data while transmitting or  
receiving is in progress.  
Figure 12.12 shows the general format in synchronous serial communication.  
One unit (character or frame) of serial data  
*
*
Serial clock  
Serial data  
LSB  
Bit 0  
MSB  
Bit 7  
Bit 1  
Bit 2  
Bit 3  
Bit 4  
Bit 5  
Bit 6  
Don’t care  
Note: * High except in continuous transmitting or receiving  
Don’t care  
Figure 12.12 Data Format in Synchronous Communication  
In synchronous serial communication, each data bit is sent on the communication line from one  
falling edge of the serial clock to the next. Data is received in synchronization with the rising edge  
of the serial clock.  
In each character, the serial data bits are transmitted in order from LSB (first) to MSB (last). After  
output of the MSB, the communication line remains in the state of the MSB.  
Communication Format: The data length is fixed at eight bits. No parity bit or multiprocessor bit  
can be added.  
Clock: An internal clock generated by the on-chip baud rate generator or an external clock input  
from the SCK pin can be selected by clearing or setting the CKE1 bit in the serial control register  
(SCR). See table 12.8.  
When the SCI operates on an internal clock, it outputs the clock signal at the SCK pin. Eight clock  
pulses are output per transmitted or received character. When the SCI is not transmitting or  
receiving, the clock signal remains at the high level.  
273  
 复制成功!