欢迎访问ic37.com |
会员登录 免费注册
发布采购

HSD32M64D16H 参数 Datasheet PDF下载

HSD32M64D16H图片预览
型号: HSD32M64D16H
PDF下载: 下载PDF文件 查看货源
内容描述: 同步DRAM模组256Mbyte ( 32Mx64bit ) , DIMM基于16Mx8 , 4Banks , 4K参考, 3.3V [Synchronous DRAM Module 256Mbyte (32Mx64bit), DIMM based on 16Mx8, 4Banks, 4K Ref., 3.3V]
分类和应用: 动态存储器
文件页数/大小: 10 页 / 161 K
品牌: HANBIT [ HANBIT ELECTRONICS CO.,LTD ]
 浏览型号HSD32M64D16H的Datasheet PDF文件第2页浏览型号HSD32M64D16H的Datasheet PDF文件第3页浏览型号HSD32M64D16H的Datasheet PDF文件第4页浏览型号HSD32M64D16H的Datasheet PDF文件第5页浏览型号HSD32M64D16H的Datasheet PDF文件第6页浏览型号HSD32M64D16H的Datasheet PDF文件第8页浏览型号HSD32M64D16H的Datasheet PDF文件第9页浏览型号HSD32M64D16H的Datasheet PDF文件第10页  
HANBit  
HSD32M64D16H  
OPERATING AC PARAMETER  
(AC operating conditions unless otherwise noted)  
VERSION  
PARAMETER  
SYMBOL  
UNIT  
NOTE  
-13  
15  
20  
20  
45  
-10  
-10L  
20  
Row active to row active delay  
RAS to CAS delay  
tRRD(min)  
tRP(min)  
tRP(min)  
tRAS(min)  
tRAS(max)  
tRC(min)  
20  
ns  
ns  
1
1
1
1
20  
20  
Row precharge time  
20  
20  
ns  
50  
50  
ns  
Row active time  
100  
ns  
Row cycle time  
65  
70  
70  
ns  
1
2
Last data in to row precharge  
Last data in to Active delay  
Last data in to new col. address delay  
Last data in to burst stop  
tRDL(min)  
tDAL(min)  
tCDL(min)  
tBDL(min)  
tCCD(min)  
2
CLK  
-
2 CLK + 20 ns  
1
1
1
2
CLK  
CLK  
CLK  
2
2
3
Col. address to col. address delay  
CAS latency=3  
CAS latency=2  
Number of valid output data  
Notes :  
ea  
4
-
1
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and  
then rounding off to the next higher integer.  
2. Minimum delay is required to complete write.  
3. All parts allow every cycle column address change.  
4. In case of row precharge interrupt, auto precharge and read burst stop.  
.5. For -8/H/L/10, tRDL=1CLK and tDAL=1CLK+20ns is also supported .  
( recommend : tRDL=2CLK and tDAL=2CLK + 20ns.)  
AC CHARACTERISTICS  
(AC operating conditions unless otherwise noted)  
-13  
-10  
-10L  
MAX  
PARAMETER  
SYMBOL  
UNIT  
NOTE  
MIN  
MAX  
MIN  
MAX  
MIN  
CLK cycle time CAS  
7.5  
10  
10  
latency=3  
tCC  
1000  
1000  
1000  
ns  
1
1,2  
2
CAS  
-
10  
12  
latency=2  
CAS  
CLK to valid  
output delay  
5.4  
-
6
6
6
7
latency=3  
CAS  
tSAC  
ns  
ns  
latency=2  
CAS  
Output data  
hold time  
2.7  
-
3
3
3
3
latency=3  
CAS  
tOH  
latency=2  
URL:www.hbe.co.kr  
REV.1.0(August.2002)  
- 7 -  
HANBit Electronics Co.,Ltd.