欢迎访问ic37.com |
会员登录 免费注册
发布采购

HMNR28D-70I 参数 Datasheet PDF下载

HMNR28D-70I图片预览
型号: HMNR28D-70I
PDF下载: 下载PDF文件 查看货源
内容描述: 5.0或3.3V , 16K位( 2千位×8 ) TIMEKEEPER NVSRAM [5.0 or 3.3V, 16K bit (2 Kbit x 8) TIMEKEEPER NVSRAM]
分类和应用: 静态存储器
文件页数/大小: 13 页 / 271 K
品牌: HANBIT [ HANBIT ELECTRONICS CO.,LTD ]
 浏览型号HMNR28D-70I的Datasheet PDF文件第4页浏览型号HMNR28D-70I的Datasheet PDF文件第5页浏览型号HMNR28D-70I的Datasheet PDF文件第6页浏览型号HMNR28D-70I的Datasheet PDF文件第7页浏览型号HMNR28D-70I的Datasheet PDF文件第9页浏览型号HMNR28D-70I的Datasheet PDF文件第10页浏览型号HMNR28D-70I的Datasheet PDF文件第11页浏览型号HMNR28D-70I的Datasheet PDF文件第12页  
HANBit  
HMNR28D(V)  
WRITE Mode AC Characteristics  
HMNR28D  
-70  
HMNR28DV  
-85  
Symbol  
Parameter(1)  
Unit  
Min  
Max  
Min  
85  
0
Max  
tAVAV  
tAVWL  
tAVEL  
WRITE Cycle Time  
70  
0
nS  
nS  
nS  
nS  
nS  
nS  
nS  
nS  
Address Valid to WRITE Enable Low  
Address Valid to Chip Enable Low  
WRITE Enable Pulse Width  
0
0
tWLWH  
tELEH  
tWHAX  
tEHAX  
tDVWH  
45  
50  
0
55  
60  
0
Chip Enable Low to Chip Enable High  
WRITE Enable High to Address Transition  
Chip Enable High to Address Transition  
Input Valid to WRITE Enable High  
0
0
25  
30  
tDVEH  
tWHDX  
tEHDX  
Input Valid to Chip Enable High  
WRITE Enable High to Input Transition  
Chip Enable High to Input Transition  
WRITE Enable Low to Output High-Z  
Address Valid to WRITE Enable High  
Address Valid to Chip Enable High  
WRITE Enable High to Output Transition  
25  
0
30  
0
nS  
nS  
nS  
nS  
nS  
nS  
nS  
0
0
(2,3)  
tWLQZ  
20  
25  
tAVWH  
tAVEH  
55  
55  
5
65  
65  
5
(2,3)  
tWHQX  
Note : 1. Valid for Ambient Operating Temperature: TA = 0 to 70°C; VCC = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).  
2. CL = 5pF.  
3. If /CE goes low simultaneously with /WE going low, the outputs remain in the high impedance state.  
Data Retention Mode  
With valid VCC applied, the HMNR28D(V) operates as a conventional Bytewide static RAM. Should the supply voltage  
decay, the RAM will automatically deselect, write protecting itself when VCC falls between VPFD (max), VPFD (min) window.  
All outputs become high impedance and all inputs are treated as Don't care.”  
Note : A power failure during a WRITE cycle may corrupt data at the current addressed location, but does not jeopardize  
the rest of the RAM's content. At voltages below VPFD (min), the memory will be in a write protected state, provided the VCC  
fall time is not less than tF. The HMNR28D(V) may respond to transient noise spikes on VCC that cross into the deselect  
window during the time the device is sampling VCC. Therefore, decoupling of the power supply lines is recommended.  
When VCC drops below VSO, the control circuit switches power to the internal battery, preserving data and powering the  
clock. The internal energy source will maintain data in the HMNR28D(V) for an accumulated period of at least 10 years at  
room temperature. As system power rises above VSO, the battery is disconnected, and the power supply is switched to  
external VCC . Write protection continues until VCC reaches VPFD (min) plus tREC (min). Normal RAM operation can resume  
tREC after VCC exceeds VPFD (max).  
URL : www.hbe.co.kr  
Rev. 0.0 (March, 2002)  
8
HANBit Electronics Co.,Ltd.