ˇ
Table 5.
I
2
C - Interface: Data Format for WRITE 12 Words
Word
Address
1
B7
AP
IDH
STICKY
FLAGS
MAP
IDH
B6
AP
EDA
FF
UES
MAP
EDA
MFF
UES
B5
AP
EDH
FF
IDA
MAP
EDH
Databits
B4
B3
ANC
UES
FF
IDH
MANC
UES
MFF
IDH
ANC
IDA
FF
EDA
MANC
IDA
MFF
EDA
Comments
B2
ANC
IDH
FF
EDH
MANC
IDH
MFF
EDH
B1
ANC
EDA
AP
UES
MANC
EDA
MAP
UES
B0
ANC
EDH
AP
IDA
MANC
EDH
MAP
IDA
Mask Status for the 15 Error
Flags (see Note 1)
15 Error Flags (according to
SMPTE RPI65)
2
3
4
5
6
7
8
9
10
11
12
NOTES:
1. Mask status is used for flag masking.
MASK RW is 1 to overwrite Reserved Words.
Bit STICKY FLAGS will make the flags sticky. (Flag stays set until read by
I
2
C interface)
2. Sensitivity status defines the interrupt & error counter sensitivity. Please note for
UES
flag sensitivity, there is only
one bit which is the SALL
UES
bit. This covers the
UES
bit for Ancillary, Active Picture and Full Field classes.
3. Bit SEL STD:
1 to overwrite video standard, 0 for auto standard selection
Bit NTSC/PAL:
1 for PAL (625/50) standard, 0 for NTSC (525/60) standard
Bit HD1/D1:
1 for Component 4:2:2 standard with 18Mhz Luminance, 0 for Component 4:2:2 standard
with 13.5 MHz Luminance
Bit D1/D2:
1 for 4ƒ
sc
composite standard, 0 for Component 4:2:2 standard
Bit TRS SEL:
1 to force TRS-ID indication in addition to ancillary data indication on the Ancillary Data pin, (pin 35)
0 to force only ancillary indication on the ancillary data pin (pin 35)
Bit CLR CNT:
1 to clear the ‘errored field counter’. 0 to let the counter count the errored fields
Bit AUTO CLR: 1 to automatically clear the ‘errored field counter’ after every reading of the counter status through the
interface, 0 to disable this automatic clear feature
Default Status: On power-up all bits are set to zero except for the sensitivity flags which are set to one.
Stand-Alone Operation: All bits will stay at power-up initial conditions, as described above, when there is no interface
connected to the device, except for the bit TRS-SEL, which can be set to one by connecting the
A1and A0 pins to 0,1 respectively.
D
E
D S
N N
E G
M SI
M E
O D
C
E W
R E
T N
O R
N O
F
MASK
RW
SAP
IDH
MFF
IDA
SAP
EDA
SAP
EDH
SALL
UES
SANC
IDA
SFF
IDH
SANC
IDH
SFF
EDA
SANC
EDA
SFF
EDH
HD1
D1
SANC
EDH
SAP
IDA
D1
D2
Sensitivity Status for the15
Error Flags (see Note 2)
AUTO
CLR
RW1
b3
CLR
CNT
TRS
SEL
0
SFF
IDA
RW1
b2
0
SEL
STD
NTSC
PAL
Standard Select (see Note 3)
RW2
b5
RW2
b4
RW2
b3
RW2
b2
RW1
b7
RW1
b6
RW1
b5
RW1
b4
Bits 2 to 7 for reserved words
1 to 7
Example: Bit number 4 of
reserved word 2 is
denoted as RW2 b4
RW3
b7
RW3
b6
RW3
b5
RW3
b4
RW3
b3
RW3
b2
RW2
b7
RW2
b6
RW5
RW5
RW4
RW4
RW4
RW4
RW4
b3
RW4
b2
b3
b2
b7
b6
b5
b4
RW6
RW6
RW6
RW6
RW5
RW5
RW5
b5
RW5
b4
b5
b4
b3
b2
b7
b6
RW7
b7
RW7
b6
RW7
b5
RW7
b4
RW7
b3
RW7
b2
RW6
b7
RW6
b6
9 of 14
521 - 38 - 04
GENNUM [ GENNUM CORPORATION ]
