欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS1561-CFE3 参数 Datasheet PDF下载

GS1561-CFE3图片预览
型号: GS1561-CFE3
PDF下载: 下载PDF文件 查看货源
内容描述: GS1560A / GS1561 HD - LINX -R II双率解串器 [GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer]
分类和应用: 存储静态存储器
文件页数/大小: 80 页 / 1307 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS1561-CFE3的Datasheet PDF文件第18页浏览型号GS1561-CFE3的Datasheet PDF文件第19页浏览型号GS1561-CFE3的Datasheet PDF文件第20页浏览型号GS1561-CFE3的Datasheet PDF文件第21页浏览型号GS1561-CFE3的Datasheet PDF文件第23页浏览型号GS1561-CFE3的Datasheet PDF文件第24页浏览型号GS1561-CFE3的Datasheet PDF文件第25页浏览型号GS1561-CFE3的Datasheet PDF文件第26页  
GS1560A/GS1561 Data Sheet  
Table 2-2: AC Electrical Characteristics (Continued)  
TA = 0°C to 70°C, unless otherwise shown  
Parameter  
Symbol Conditions  
Min  
Typ  
Max  
Units  
Test  
Notes  
Levels  
Serial Digital Output (GS1560A only)  
Serial Output Data Rate  
DRSDO  
1.485,  
1.485/1.001,  
270  
Gb/s  
Gb/s  
1
Mb/s  
Serial Output Swing  
ΔVSDO  
RSET = 281Ω  
Load = 75Ω  
720  
800  
880  
260  
mVp-p  
1
1
VDD = 1.8V  
Serial Output Rise Time  
20% ~ 80%  
trSDO  
ORL compensation  
using  
recommended  
circuit — HD signal  
200  
550  
235  
550  
ps  
ps  
ps  
ps  
ORL compensation  
using  
recommended  
circuit — SD signal  
400  
1500  
260  
1
1
1
Serial Output Fall Time  
20% ~ 80%  
tfSDO  
ORL compensation  
using  
recommended  
circuit — HD signal  
ORL compensation  
using  
400  
1500  
recommended  
circuit — SD signal  
Serial Output Intrinsic Jitter  
tIJ  
Pseudorandomand  
pathological HD  
signal  
90  
125  
350  
ps  
ps  
1
1
3
3
Pseudorandomand  
pathological SD  
signal  
270  
Serial Output Duty Cycle  
Distortion  
DCDSDO  
HD (1.485Gb/s)  
SD (270Mb/s)  
10  
20  
ps  
ps  
6,7  
6,7  
4
4
Parallel Output  
Parallel Clock Frequency  
Parallel Clock Duty Cycle  
Output Data Hold Time  
fPCLK  
DCPCLK  
tOH  
13.5  
40  
148.5  
60  
MHz  
%
1
1
50  
20-bit HD  
1.0  
ns  
ns  
1
1
5
5
10-bit SD, 50%  
19.5  
PCLK Duty Cycle  
Output Data Delay Time  
tOD  
tr/tf  
20-bit HD  
4.5  
ns  
ns  
1
1
5
5
10-bit SD, 50%  
PCLK Duty Cycle  
22.8  
Output Data Rise/Fall Time  
1.5  
ns  
6,7  
5
27360 - 8 September 2005  
22 of 80  
 复制成功!