GL860A USB 2.0 UVC Camera Controller
CHAPTER 4 REGISTERS
4.1 Registers Base Address
Table 4.1 - Base Address for Registers
Mnemonic
GP1_DAT
GP1_INTPOL
GP1_INTEN
GP1_INT
ROMFLG
GP1_OE
Offset
00h
01h
02h
03h
04h
06h
07h
08h
09h
0Ah
0Dh
0Eh
0Fh
10h
11h
40h
41h
42h
43h
44h
45h
46h
47h
48h
49h
4Ah
4Bh
4Ch
4Dh
4Eh
4Fh
50h
Description
Default
--
GPIO[7:0] data
Interrupt polarity for GPIO[7:0]
Interrupt enable for GPIO[7:0]
Interrupt indication for GPIO[7:0]
Reserved for internal use.
Output enable for GPIO[7:0]
GPIO[14:8] data
8’h00
8’hFF
8’h00
8’hFF
8’h00
--
GP2_DAT
GP2_INTPOL
GP2_INTEN
GP2_INTEN
GP2_OE
Interrupt polarity for GPIO[14:8]
Interrupt enable for GPIO[14:8]
Interrupt indication for GPIO[14:8]
Output enable for GPIO[14:8]
Global control register
Interrupt mask for each sub-module
Sensor clock control
8’h00
8’hFF
8’h00
8’h00
8’hFC
8’h00
8’h80
8’h00
8’h04
8’h00
8’h00
8’h00
8’h00
8’h0C
--
GCTL
INT_MASK
CLKCTL
CPURST
CPU reset register
DEVCTL
UEVT1
USB Device control
USB interrupt flag #1
UEVT2
USB interrupt flag #2
UEVT1EN
UEVT2EN
UTMCTL
UTMDATL
UTMDATH
DEVADR
MISC
USB interrupt #1 enable
USB interrupt #2 enable
UTMI control
UTMI data low byte
UTMI data high byte
--
USB device address
8’h00
8’h10
8’h00
8’h00
8’h00
8’h40
8’h00
8’h00
8’h00
Miscellaneous register
Endpoint control 1
EPCTL1
EPCTL2
Endpoint control 2
EPCTL3
Endpoint control 3
EP0CTL
Endpoint 0 control
RX0CNT
FF0BUF
Endpoint 0 receive length
Endpoint 0 FIFO data
Endpoint 1 FIFO data
FF1BUF
©2007 GenesysLogic, Inc. - All rights reserved.
Page 14
GENESYS [ GENESYS LOGIC ]
