GL860A USB 2.0 UVC Camera Controller
Table 3.2 - 46-Pin LQFN Pin List
Pin# Pin Name Type Pin# Pin Name Type Pin# Pin Name Type Pin# Pin Name Type
1
2
3
4
5
6
7
8
9
DVDD
P
I
13 HRST_
14 GPIO13
15 GPIO14
16 VDD
I
25 DVDD
P
I
37 VDD
P
P
CMS_DAT6
CMS_DAT7
CMS_DAT8
CMS_DAT9
GPIO0
I/O 26 X1
I/O 27 X2
38 DGND
I
I/O 39 DVDD
40 VDD
P
I
P
P
P
P
28 DGND
P
P
I
17 DGND
29 GPIO4
30 GPIO5
31 GPIO6
I/O 41 CMS_DAT2
I/O 42 CMS_DAT3
I/O 43 CMS_DAT4
I/O 44 CMS_DAT5
I/O 45 VSYNC
I/O 46 HSYNC
I/O
I
I/O 18 AGND
I/O 19 AVDD
I/O 20 DM
I/O 21 DP
I
GPIO1
I
GPIO2
I/O 32 GPIO7
I/O 33 GPIO8
I
GPIO3
I/O
I/O
10 CMS_DAT1 I/O 22 AGND
P
A
P
34 GPIO9
35 CMS_CLK
36 TEST
11 DGND
12 VDD
P
P
23 RREF
24 AVDD
I
3.3 Pin Descriptions
Table 3.3 - 48-Pin LQFP/LQFN Pin Descriptions
Pin Name
Pin#
12,16,37,40
Type
Description
VDD
P
I
1.8V power for crystal
Sensor data bit 1~9
CMS_DAT1~9 10,42~45,2~5
I/O
(pd)
6~9,29~34,
GPIO0~9,13,14
GPIO pins bit 0~9,13,14
14,15
11,17,18,22
28,38,41,48
GND
P
Ground
DVDD
HRST
1,25,39
13
P
3.3V core power
Hardware reset, low active
I
(pu)
AVDD
DM
19,24
20
P
3.3V analog power
USB D-
I/O
I/O
A
DP
21
USB D
RREF
X1
23
Reference R
12M crystal in
12M crystal out
Sensor clock
26
I
X2
27
I/O
I/O
CMS_CLK
35
I
(pd)
TEST
36
46
Test mode
VSYNC
I/O
Sensor Vsync
©2007 GenesysLogic, Inc. - All rights reserved.
Page 12
GENESYS [ GENESYS LOGIC ]
