GL852 USB 2.0 MTT HUB Controller
CHAPTER 4 BLOCK DIAGRAM
12/27/48
MHz
D+
D-
RA
M
USPORT
PLL
ROM
CPU
GPIO
FRTIMER
Transceiver
x40, x10
Control/Status
Register
USPORT
Logic
UTMI
SIE
TT
(Transaction
Translator)
TT
(Transaction
Translator)
TT
(Transaction
Translator)
TT
(Transaction
Translator)
REPEATER
REPEATER / TT Routing Logic
DSPORT1 Logic
DSPORT2 Logic
DSPORT3 Logic
DSPORT4 Logic
DSPORT
Transceiver
DSPORT
Transceiver
DSPORT
Transceiver
DSPORT
Transceiver
LED/
LED/
LED/
LED/
D+ D-
D+ D-
D+ D-
D+ D-
OVCUR/
PWRENB
OVCUR/
PWRENB
OVCUR/
PWRENB
OVCUR/
PWRENB
Figure 4.1 - GL852 Block Diagram (multiple TT)
©2000-2009 Genesys Logic Inc. - All rights reserved.
Page 17
GENESYS [ GENESYS LOGIC ]
