GL850A USB 2.0 Low-Power HUB Controller
LIST OF FIGURES
F
F
F
F
F
F
F
F
F
F
F
F
F
F
IGURE 3.1－GL850A 48 PIN LQFP PINOUT
IGURE 3.2－GL850A 64 PIN LQFP PINOUT
IGURE 4.1 – GL850A BLOCK IAGRAM (SINGLE TT).................................................... 15
D
IAGRAM................................................... 9
DIAGRAM................................................. 10
D
IGURE 5.1 – OPERATING IN USB 1.1 SCHEME................................................................. 17
IGURE 5.2 – OPERATING IN USB 2.0 SCHEME................................................................. 18
IGURE 5.3 – RESET# (EXTERNAL
RESET) SETTING AND APPLICATION........................ 19
IGURE 5.4 – POWER ON SEQUENCE OF GL850A............................................................. 19
IGURE 5.5 – TIMING OF PGANG/SUSPND STRAPPING................................................. 20
IGURE 5.6 – GANG MODE
S
ETTING ............................................................................... 20
IGURE 5.7 – SELF/BUS POWER ETTING ...................................................................... 21
IGURE 5.8 – LED CONNECTION ...................................................................................... 21
ETWEEN GL850A AND 93C46............................................ 23
S
IGURE 5.9 – SCHEMATICS
B
IGURE 7.1 – GL850A 48 PIN LQFP PACKAGE ............................................................... 27
IGURE 7.2 – GL850A 64 PIN LQFP PACKAGE ............................................................... 28
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 5
GENESYS [ GENESYS LOGIC ]
