GL830 USB2.0 to SATA Bridge Controller
3.2 Pin List
Table 3.1 – 48 Pin List
Pin# Pin Name Type Pin# Pin Name Type Pin# Pin Name Type Pin# Pin Name Type
1
2
GND
GPIO0
GPIO3
PIO3
P
B
B
B
I
13
14
15
16
17
18
19
20
21
22
23
24
GND
VDD
V5
P
P
P
-
25
26
27
28
29
30
31
32
33
34
35
36
DM
DP
B
B
P
P
P
P
P
P
B
I
37
38
39
40
41
42
43
44
45
46
47
48
RTERM
PLLVDD
PLLVSS
TXVSS
TXVDD
TXP
A
P
P
P
P
O
O
I
3
AVDD
AGND
CVDD
VDD
GND
VDD
X2
NC
4
HRST_
CVDD
VDD
GPIO2
PIO2
NC
5
B
B
-
6
P
P
P
I
7
TXN
GPIO1
NC
8
GND
TEST
PIO0
B
-
RXN
9
RXP
I
10
11
12
B
B
P
AVDD
RREF
AGND
P
A
P
X1
RXVDD
RXVSS
CVDD
P
P
P
PIO1
CVDD
GND
P
P
CVDD
Table 3.2 – 64 Pin List
Pin# Pin Name Type Pin# Pin Name Type Pin# Pin Name Type Pin# Pin Name Type
1
2
GPIO0
GPIO3
PIO3
NC
B
B
B
-
17
18
19
20
21
22
23
24
25
26
27
28
29
NC
NC
-
-
33
34
35
36
37
38
39
40
41
42
43
44
45
AVDD
RREF
AGND
DM
P
A
P
B
B
P
P
P
P
P
P
B
I
49
50
51
52
53
54
55
56
57
58
59
60
61
PLLVDD
PLLVSS
RXPEXT
RXNEXT
TXNEXT
TXPEXT
TXVSS
TXVDD
TXP
P
P
I
NC
3
-
CVDD
GND
VDD
V5
4
P
P
P
P
-
I
HRST_
NC
5
I
DP
O
O
P
P
O
O
I
6
-
AVDD3
AGND3
CVDD
VDD
GND
VDD
X2
NC
7
-
NC
GPIO2
NC
8
CVDD
VDD
P
P
I
9
B
-
MODE
GND
10
11
12
13
TXN
P
I
PIO2
NC
B
-
RXN
TEST
RXP
I
NC
-
NC
-
X1
RXVDD
P
©2007 Genesys Logic Inc. - All rights reserved.
Page 13
GENESYS [ GENESYS LOGIC ]
