GL811S USB2.0 to ATA/ATAPI Bridge Controller
ATA/ATAPI Interface
Description
Pin Name
Pin#
Type
57,59,61,
2,7,11,13,
15,14,12,
8,6,1,60,
58,54
B
(pd)
DD0~15
IDE Data Bus
HD_RST#
CS1_, CS0_
DA0~2
20
O
O
O
Device Reset
37,41
Chip Select #1,#0
IDE Address #2,#1,#0
45,46,42
I
INTRQ
47
48
49
IDE interrupt input
IDE Acknowledge
IDE Ready
(pd)
DMACK_
IORDY
O
I
(pu)
DIOR_
DIOW_
51
52
O
O
IDE read signal
IDE write signal
I
DMARQ
53
IDE request
(pd)
Miscellaneous Interface
Description
Pin Name
Pin#
Type
B
(pu)
B
(pd)
B
(pd)
62
GOPI 1
General Purpose IO #1
Program IO #0
4
5
3
PIO 0
PIO 1
PIO 2
Program IO #1 becomes SPIDI when SPI interface is enabled
(SPIDI : SPI Data Input)
Program I/O #2 becomes SPIDO when SPI interface is enabled
(SPIDO : SPI Data Output)
B
(pd)
B
(pu)
43
44
U_RX
U_TX
UART RXD
UART TXD
O
Power / Ground
Description
Pin Name
5V_IN
Pin#
Type
39
10,23,34,55
9,31,40,56
24
P
P
P
P
P
P
5V input
DGND
Digital GND
DVDD
Digital VDD
AGND
Analog GND
Analog GND #1
Analog VDD #3
AGND1
AVDD3
28
25
©2006 Genesys Logic Inc. - All rights reserved.
Page 13
GENESYS [ GENESYS LOGIC ]
