欢迎访问ic37.com |
会员登录 免费注册
发布采购

MB90F562 参数 Datasheet PDF下载

MB90F562图片预览
型号: MB90F562
PDF下载: 下载PDF文件 查看货源
内容描述: 16位微控制器专用 [16-bit Proprietary Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 91 页 / 879 K
品牌: FUJITSU [ FUJITSU ]
 浏览型号MB90F562的Datasheet PDF文件第74页浏览型号MB90F562的Datasheet PDF文件第75页浏览型号MB90F562的Datasheet PDF文件第76页浏览型号MB90F562的Datasheet PDF文件第77页浏览型号MB90F562的Datasheet PDF文件第79页浏览型号MB90F562的Datasheet PDF文件第80页浏览型号MB90F562的Datasheet PDF文件第81页浏览型号MB90F562的Datasheet PDF文件第82页  
MB90560/565 Series  
(4) UART0 and UART1  
(TA = −40 °C to +85 °C, VCC = 2.7 V to 3.6 V, VSS = AVSS = 0.0 V)  
Value  
Parameter  
Symbol Pin Name  
Condition  
Unit Remarks  
Min. Max.  
Serial clock cycle time  
tSCYC  
tSLOV  
SCK0, SCK1  
8 tCP  
ns  
ns  
SCK0, SCK1  
SOT0, SOT1  
SCK ↓ → SOT delay time  
80  
100  
60  
80  
Internal shift clock  
mode, output pin  
load is  
SCK0, SCK1  
SIN0, SIN1  
Valid SIN SCK ↑  
tIVSH  
ns  
ns  
CL = 80 pF + 1 TTL  
SCK0, SCK1  
SIN0, SIN1  
SCK ↑ → valid SIN hold time  
tSHIX  
Serial clock “H” pulse width  
Serial clock “L” pulse width  
tSHSL  
SCK0, SCK1  
SCK0, SCK1  
4 tCP  
ns  
ns  
tSLSH  
4 tCP  
SCK0, SCK1 External shift clock  
SOT0, SOT1 mode, output pin  
SCK ↓ → SOT delay time  
Valid SIN SCK ↑  
tSLOV  
tIVSH  
tSHIX  
150  
ns  
ns  
ns  
load is  
CL = 80 pF + 1 TTL  
SCK0, SCK1  
SIN0, SIN1  
60  
60  
SCK0, SCK1  
SIN0, SIN1  
SCK ↑ → valid SIN hold time  
Notes : These are the AC ratings for CLK synchronous mode.  
CV is the load capacitor connected to the pin for testing.  
tCP is the machine cycle period (unit = ns)  
78  
 复制成功!