欢迎访问ic37.com |
会员登录 免费注册
发布采购

MB90549G 参数 Datasheet PDF下载

MB90549G图片预览
型号: MB90549G
PDF下载: 下载PDF文件 查看货源
内容描述: 16位微控制器专有 [16-bit Proprietary Microcontroller]
分类和应用: 微控制器
文件页数/大小: 67 页 / 699 K
品牌: FUJITSU [ FUJITSU ]
 浏览型号MB90549G的Datasheet PDF文件第6页浏览型号MB90549G的Datasheet PDF文件第7页浏览型号MB90549G的Datasheet PDF文件第8页浏览型号MB90549G的Datasheet PDF文件第9页浏览型号MB90549G的Datasheet PDF文件第11页浏览型号MB90549G的Datasheet PDF文件第12页浏览型号MB90549G的Datasheet PDF文件第13页浏览型号MB90549G的Datasheet PDF文件第14页  
MB90540/540G/545/545G Series  
Pin No.  
Circuit  
Pin name  
Function  
type  
LQFP*2  
QFP*1  
General I/O port with programmable pullup. This function is  
enabled in the single-chip mode, external bus 8-bit mode or  
when WRH pin output is disabled.  
P33  
11  
13  
I
Write strobe output pin for the 8 higher bits of the data bus.  
This function is enabled when the external bus is enabled,  
when the external bus 16-bit mode is selected, and when the  
WRH output pin is enabled.  
WRH  
General I/O port with programmable pullup. This function is  
enabled in the single-chip mode or when the hold function is  
disabled.  
P34  
HRQ  
P35  
12  
13  
14  
15  
14  
15  
16  
17  
I
I
Hold request input pin. This function is enabled when both the  
external bus and the hold functions are enabled.  
General I/O port with programmable pullup. This function is  
enabled in the single-chip mode or when the hold function is  
disabled.  
Hold acknowledge output pin. This function is enabled when  
both the external bus and the hold functions are enabled.  
HAK  
P36  
General I/O port with programmable pullup. This function is  
enabled in the single-chip mode or when the external ready  
function is disabled.  
I
Ready input pin. This function is enabled when both the  
external bus and the external ready functions are enabled.  
RDY  
P37  
General I/O port with programmable pullup. This function is  
enabled in the single-chip mode or when the CLK output is dis-  
abled.  
H
CLK output pin. This function is enabled when both the  
external bus and CLK outputs are enabled.  
CLK  
P40  
General I/O port. This function is enabled when UART0  
disables the serial data output.  
16  
17  
18  
19  
G
G
Serial data output pin for UART0. This function is enabled  
when UART0 enables the serial data output.  
SOT0  
P41  
General I/O port. This function is enabled when UART0  
disables serial clock output.  
Serial clock I/O pin for UART0. This function is enabled when  
UART0 enables the serial clock output.  
SCK0  
P42  
General I/O port. This function is always enabled.  
18  
19  
20  
21  
G
G
Serial data input pin for UART0. Set the corresponding Port  
Direction Register to input if this function is used.  
SIN0  
P43  
General I/O port. This function is always enabled.  
Serial data input pin for UART1. Set the corresponding Port  
Direction Register to input if this function is used.  
SIN1  
(Continued)  
10