欢迎访问ic37.com |
会员登录 免费注册
发布采购

MB15E03SL 参数 Datasheet PDF下载

MB15E03SL图片预览
型号: MB15E03SL
PDF下载: 下载PDF文件 查看货源
内容描述: 单串行输入锁相环频率合成片1.2 GHz的预分频器 [Single Serial Input PLL Frequency Synthesizer On-Chip 1.2 GHz Prescaler]
分类和应用: 预分频器
文件页数/大小: 26 页 / 219 K
品牌: FUJITSU [ FUJITSU ]
 浏览型号MB15E03SL的Datasheet PDF文件第1页浏览型号MB15E03SL的Datasheet PDF文件第2页浏览型号MB15E03SL的Datasheet PDF文件第4页浏览型号MB15E03SL的Datasheet PDF文件第5页浏览型号MB15E03SL的Datasheet PDF文件第6页浏览型号MB15E03SL的Datasheet PDF文件第7页浏览型号MB15E03SL的Datasheet PDF文件第8页浏览型号MB15E03SL的Datasheet PDF文件第9页  
MB15E03SL  
PIN DESCRIPTION  
Pin No.  
Pin  
SSOP-16 BCC-16  
I/O  
Descriptions  
Programmable reference divider input.  
Name  
1
16  
OSCIN  
I
Oscillator input connection to a TCXO.  
2
3
4
1
2
3
OSCOUT  
VP  
O
Oscillator output.  
Power supply voltage input for the charge pump.  
Power supply voltage input.  
VCC  
Charge pump output.  
5
6
7
4
5
6
DO  
O
I
Phase of the charge pump can be selected via programming of the FC bit.  
GND  
Xfin  
Ground.  
Prescaler complementary input which should be grounded via a  
capacitor.  
Prescaler input.  
8
9
7
8
fin  
Clock  
Data  
LE  
I
I
I
I
Connection to an external VCO should be done via AC coupling.  
Clock input for the 19-bit shift register.  
Data is shifted into the shift register on the rising edge of the clock.  
(Open is prohibited.)  
Serial data input using binary code.  
The last bit of the data is a control bit. (Open is prohibited.)  
10  
11  
9
Load enable signal input. (Open is prohibited.)  
When LE is set high, the data in the shift register is transferred to a latch  
according to the control bit in the serial data.  
10  
Power saving mode control. This pin must be set at “L” at Power-ON.  
(Open is prohibited.)  
12  
13  
14  
11  
12  
13  
PS  
ZC  
I
I
PS = “H”; Normal mode  
PS = “L”; Power saving mode  
Forced high-impedance control for the charge pump (with internal pull up  
resistor.)  
ZC = “H”; Normal Do output.  
ZC = “L”; Do becomes high impedance.  
Lock detect signal output (LD)/phase comparator monitoring output (fout).  
The output signal is selected via programming of the LDS bit.  
LDS = “H”; outputs fout (fr/fp monitoring output)  
LD/fout  
O
LDS = “L”; outputs LD (“H” at locking, “L” at unlocking.)  
Phase comparator N-channel open drain output for an external charge  
pump. Phase can be selected via programming of the FC bit.  
15  
16  
14  
15  
φP  
φR  
O
O
Phase comparator CMOS output for an external charge pump. Phase can  
be selected via programming of the FC bit.  
3
 复制成功!