MB15E03SL
Programmable Counter
MSB
LSB
1
Data Flow
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19
CNT A1 A2 A3 A4 A5 A6 A7 N1 N2 N3 N4 N5 N6 N7 N8 N9 N10 N11
CNT
: Control bit
[Table 1]
[Table 3]
[Table 4]
N1 to N11: Divide ratio setting bits for the programmable counter (3 to 2,047)
A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127)
Note: Start data input with MSB first.
Table 2. Binary 14-bit Programmable Reference Counter Data Setting
Divide ratio
R14 R13 R12 R11 R10
R9
R8
R7
R6
R5
R4
R3
R2
R1
(R)
3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
4
16383
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Note: Divide ratio less than 3 is prohibited.
Table 3. Binary 11-bit Programmable Counter Data Setting
Divide ratio
N11 N10 N9
N8
N7
N6
N5
N4
N3
N2
N1
(N)
3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
4
2047
1
1
1
1
1
1
1
1
1
1
1
Note: Divide ratio less than 3 is prohibited.
9
FUJITSU [ FUJITSU ]
