MB15C03
■ PIN DESCRIPTIONS
Pin
Pin no.
I/O
—
I
System
1 V
Descriptions
name
1
2
3
VDD
Power supply voltage
Clock input for the shift register.
Clock
Data
1 V
Data is shifted into the shift register on the rising edge of the clock.
I
1 V
Serial data input using binary code.
Load enable signal input
When LE is high, the data in the shift register is transferred to a latch,
according to the control bit in the serial data.
4
5
6
7
LE
fin
I
I
1 V
1 V
1 V
1 V
Prescaler input.
A bias circuit and amplifier are at input port. Connection with an external
VCO should be done by AC coupling.
Power saving mode control. This pin must be set at “L” at Power-ON.
PS = “H” ; Normal mode
PS = “L” ; Power saving mode
PS
LD
I
Lock detector signal output.
When a PLL is locking, LD outputs “H”.
When a PLL is not locking, LD outputs “L”.
O
Charge pump output.
Phase of the charge pump can be reversed by FC input. The DO output
may be inverted by FC input. The relationships between the programm-
able reference divider output(fr) and the programmable divider output(fp)
are shown below;
8
DO
O
3 V
fr > fp : “H” level (FC= “L”), “L” level (FC= “H”)
fr = fp : High impedance
fr < fp : “L” level (FC= “L”), “H” level (FC= “H”)
9
VP
fr
—
O
O
I
3 V
1 V
1 V
1 V
Power supply for the charge pump.
10
11
12
Programmable reference counter output (fr) monitoring pin.
Programmable counter output (fp) monitoring pin.
Phase comparator input select pin.
fp
FC
Test mode select pin. (Pull down resistor)
Setting this pin to “H”, test mode becomes available. Please set this pin
to ground or open usually.
13
14
TEST
I
1 V
1 V
Oscillator output.
Connection for an external crystal.
OSCOUT
O
Programmable reference divider input.
Oscillator input.
15
16
OSCIN
VSS
I
1 V
—
Clock can be input to OSCIN from outside. In the case, please leave
OSCOUT pin open and make connection with OSCIN as AC coupling.
—
Ground.
3
FUJITSU [ FUJITSU ]
