欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS101_07 参数 Datasheet PDF下载

CS101_07图片预览
型号: CS101_07
PDF下载: 下载PDF文件 查看货源
内容描述: 标准电池 [Standard Cell]
分类和应用: 电池
文件页数/大小: 12 页 / 82 K
品牌: FUJITSU [ FUJITSU COMPONENT LIMITED. ]
 浏览型号CS101_07的Datasheet PDF文件第2页浏览型号CS101_07的Datasheet PDF文件第3页浏览型号CS101_07的Datasheet PDF文件第4页浏览型号CS101_07的Datasheet PDF文件第5页浏览型号CS101_07的Datasheet PDF文件第6页浏览型号CS101_07的Datasheet PDF文件第7页浏览型号CS101_07的Datasheet PDF文件第8页浏览型号CS101_07的Datasheet PDF文件第9页  
FUJITSU MICROELECTRONICS
DATA SHEET
DS06-20210-3Ea
Semicustom
CMOS
Standard Cell
CS101 Series
DESCRIPTION
CS101 series, a 90 nm standard cell product, is a CMOS ASIC that satisfies user’s demands for lower power
consumption and higher speed. The leakage current of the transistors is the minimum level in the industry. Three
types of core transistors with a different threshold voltage can be mixed according to user application.
The design rules match industry standards, and a wide range of IP macros are available for use.
As well as providing a maximum of 91 million gates, approximately twice the level of integration achieved in
previous products, the power consumption per gate is also reduced by about half to 2.7 nW. Also, using the high-
speed library increases the speed by a factor of approximately 1.3, with a gate delay time of 12 ps.
FEATURES
• Technology
: 90 nm Si gate CMOS
6- to 10-metal layers.
Low-K (low permittivity) material is used for all dielectric inter-layers.
Three different types of core transistors (low leak, standard, and high speed)
can be used on the same chip.
The design rules comply with industry standard processes.
Power supply voltage
:
+
0.9 V to
+
1.3 V (A wide range is supported.)
Operation junction temperature :
40
°C
to
+
125
°C
(standard)
Gate delay time
: tpd
=
12 ps (1.2 V, Inverter, F/O
=
1)
Gate power consumption
: 2.7 nW/gate (1.2 V, 2 NAND, F/O
=
1, operating rate 0.5) ,
1.8 nW/gate (1.0 V, 2 NAND, F/O
=
1, operating rate 0.5)
High level of integration
: Up to 91 million gates
Reduced chip sized realized by I/O with pad.
Two types of library sets are supported. (Performance focused (1.2 V) , Low power consumption supported
(0.9 V to 1.3 V) )
Low power consumption design (multi-power supply design and power gating) is supported.
Compliance with industry standard design rules enables non-Fujitsu Microelectronics commercial macros to
be easily incorporated.
Compiled cell (RAM, ROM, others)
Support for ultra high speed (up to 10 Gbps) interface macros.
(Continued)
Copyright©2003-2008 FUJITSU MICROELECTRONICS LIMITED All rights reserved
2007.11