欢迎访问ic37.com |
会员登录 免费注册
发布采购

VNC2-48Q1B-TRAY 参数 Datasheet PDF下载

VNC2-48Q1B-TRAY图片预览
型号: VNC2-48Q1B-TRAY
PDF下载: 下载PDF文件 查看货源
内容描述: [Vinculum-II Embedded Dual USB Host Controller IC]
分类和应用:
文件页数/大小: 88 页 / 2234 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第58页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第59页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第60页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第61页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第63页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第64页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第65页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第66页  
Datasheet  
Vinculum-II Embedded Dual USB Host Controller IC  
Version 1.7  
Document No.: FT_000138 Clearance No.: FTDI#143  
6.7.1 Read / Write Transaction Synchronous FIFO Mode  
When in Synchronous FIFO interface mode, the timing of read and write operations on the FIFO interface  
are shown in Figure 6.23 Synchronous FIFO mode Read / Write Cycle and Table 6.19  
Synchronous FIFO mode Read / Write Timing  
In synchronous mode data can be transmitted to and from the FIFO module on each clock edge. An  
external device synchronises to the CLKOUT output and it also has access to the output enable OE# input  
to control data flow. An external device should drive output enable OE# low before pulling RD# line  
down.  
When bursts of data are to be read from the module RD# should be kept low. RXF# remains low when  
there is still data to be read. Similarly when bursts of data are to be written to the module WR# should  
be kept low. TXE# remains low whenthere is still space available for the data to be written.  
Figure 6.23 Synchronous FIFO mode Read / Write Cycle  
62  
Copyright © Future Technology Devices International Limited  
 
 复制成功!