欢迎访问ic37.com |
会员登录 免费注册
发布采购

VNC2-48Q1B-TRAY 参数 Datasheet PDF下载

VNC2-48Q1B-TRAY图片预览
型号: VNC2-48Q1B-TRAY
PDF下载: 下载PDF文件 查看货源
内容描述: [Vinculum-II Embedded Dual USB Host Controller IC]
分类和应用:
文件页数/大小: 88 页 / 2234 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第43页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第44页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第45页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第46页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第48页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第49页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第50页浏览型号VNC2-48Q1B-TRAY的Datasheet PDF文件第51页  
Datasheet  
Vinculum-II Embedded Dual USB Host Controller IC  
Version 1.7  
Document No.: FT_000138 Clearance No.: FTDI#143  
6.3.5 Unmanaged Mode  
The VNC2 SPI Slave also supports an unmanaged SPI mode. This is a simple data exchange between  
Master and Slave. It operates in the standard 4 pin mode (SS#, CLK, MOSI and MISO) with all transfers  
controlled by the SPI Master.  
When the CPU wants to send data out of the SPI Slave it writes this into the spi_slave_data_tx register.  
This will then be moved into the transfer shift register to wait for the SPI Master to request it. The SPI  
Master will at some point assert SS# and start clocking data on MOSI with SCK. As this is shifted into the  
transfer shift register, the SPI Slave will also be shifting data in the opposite direction on MISO. At the  
end of the transfer the SPI Slave copies the received data from the shift register to spi_slave_data_rx as  
seen in Figure 6.12.  
SPI Master  
SPI Slave  
SPI  
ss#  
Clk Div  
clk  
mosi  
0
0
1
1
2
2
3
4
5
5
6
6
7
7
0
0
1
1
2
3
4
5
6
6
7
7
Shift Register  
Rx Shift Register  
2
3
4
5
3
4
Tx Shift Register  
Shift Register  
miso  
Figure 6.12 Unmanaged Mode Transfer Diagram  
47  
Copyright © Future Technology Devices International Limited  
 
 复制成功!