欢迎访问ic37.com |
会员登录 免费注册
发布采购

FT232HL 参数 Datasheet PDF下载

FT232HL图片预览
型号: FT232HL
PDF下载: 下载PDF文件 查看货源
内容描述: FT232H单通道HI -SPEED USB ​​TO多用途UART / FIFO IC [FT232H Single Channel Hi-Speed USB to Multipurpose UART/FIFO IC]
分类和应用: 先进先出芯片
文件页数/大小: 65 页 / 1621 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号FT232HL的Datasheet PDF文件第23页浏览型号FT232HL的Datasheet PDF文件第24页浏览型号FT232HL的Datasheet PDF文件第25页浏览型号FT232HL的Datasheet PDF文件第26页浏览型号FT232HL的Datasheet PDF文件第28页浏览型号FT232HL的Datasheet PDF文件第29页浏览型号FT232HL的Datasheet PDF文件第30页浏览型号FT232HL的Datasheet PDF文件第31页  
Document No.: FT_000288
FT232H SINGLE CHANNEL HI-SPEED USB TO MULTIPURPOSE UART/FIFO IC
Datasheet Version 1.3
Clearance No.: FTDI #199
Name
t1
t2
t3
t4
t5
t6
t7
t8
t9
t10
t11
t12
t13
t14
t15
Min
7.5
7.5
0
0
0
7.5
0
7.5
0
0
7.5
0
7.5
0
Nom
16.67
8.33
8.33
9
9
9
Max
9.17
9.17
9
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Comments
CLKOUT period
CLKOUT high period
CLKOUT low period
CLKOUT to RXF#
CLKOUT to read DATA valid
OE# to read DATA valid
OE# setup time
OE# hold time
RD# setup time to CLKOUT (RD# low after OE# low)
RD# hold time
CLKOUT TO TXE#
Write DATA setup time
Write DATA hold time
WR# setup time to CLKOUT (WR# low after TXE# low)
WR# hold time
Table 4.1 FT245 Synchronous FIFO Interface Signal Timings
This mode uses a synchronous interface to get high data transfer speeds. The chip drives a 60 MHz
CLKOUT clock for the external system to use.
Note that Asynchronous FIFO mode must be selected in the EEPROM before selecting the Synchronous
FIFO mode in software.
4.4.1 FT245 Synchronous FIFO Read Operation
A read operation is started when the chip drives RXF# low. The external system can then drive OE# low
to turn the data bus drivers around before acknowledging the data with the RD# signal going low. The
first data byte is on the bus after OE# is low. The external system can burst the data out of the chip by
keeping RD# low or it can insert wait states in the RD# signal. If there is more data to be read it will
change on the clock following RD# sampled low. Once all the data has been consumed, the chip will drive
RXF# high. Any data that appears on the data bus, after RXF# is high, is invalid and should be ignored.
4.4.2 FT245 Synchronous FIFO Write Operation
A write operation can be started when TXE# is low. WR# is brought low when the data is valid. A burst
operation can be done on every clock providing TXE# is still low. The external system must monitor TXE#
and its own WR# to check that data has been accepted. Both TXE# and WR# must be low for data to be
accepted.
Copyright © 2011 Future Technology Devices International Limited
27