欢迎访问ic37.com |
会员登录 免费注册
发布采购

FT232HL 参数 Datasheet PDF下载

FT232HL图片预览
型号: FT232HL
PDF下载: 下载PDF文件 查看货源
内容描述: FT232H单通道HI -SPEED USB ​​TO多用途UART / FIFO IC [FT232H Single Channel Hi-Speed USB to Multipurpose UART/FIFO IC]
分类和应用: 先进先出芯片
文件页数/大小: 65 页 / 1621 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号FT232HL的Datasheet PDF文件第6页浏览型号FT232HL的Datasheet PDF文件第7页浏览型号FT232HL的Datasheet PDF文件第8页浏览型号FT232HL的Datasheet PDF文件第9页浏览型号FT232HL的Datasheet PDF文件第11页浏览型号FT232HL的Datasheet PDF文件第12页浏览型号FT232HL的Datasheet PDF文件第13页浏览型号FT232HL的Datasheet PDF文件第14页  
Document No.: FT_000288
FT232H SINGLE CHANNEL HI-SPEED USB TO MULTIPURPOSE UART/FIFO IC
Datasheet Version 1.3
Clearance No.: FTDI #199
Pin No.
45
44
Name
EECS
EECLK
Type
I/O
OUTPUT
Description
EEPROM – Chip Select. Tri-State during device reset.
Clock signal to EEPROM. Tri-State during device reset. When not in reset, this
outputs the EEPROM clock.
EEPROM – Data I/O. Connect directly to Data-in of the EEPROM and to Data-out
43
EEDATA
I/O
of the EEPROM via a 2.2K resistor. Also, pull Data-Out of the EEPROM to VCCD
via a 10K resistor for correct operation. Tri-State during device reset.
Table 3.3 EEPROM Interface Group
Pin No.
13
Name
ADBUS0
Type
Output
Description
Configurable Output Pin, the default configuration is Transmit Asynchronous Data
Output.
Configurable Input Pin, the default configuration is Receiving Asynchronous Data
Input.
Configurable Output Pin, the default configuration is Request to Send Control
Output / Handshake Signal.
Configurable Input Pin, the default configuration is Clear To Send Control Input /
Handshake Signal.
Configurable Output Pin, the default configuration is Data Terminal Ready Control
Output / Handshake Signal.
Configurable Input Pin, the default configuration is Data Set Ready Control Input /
Handshake Signal.
Configurable Input Pin, the default configuration is Data Carrier Detect Control
Input.
Configurable Input Pin, the default configuration is Ring Indicator Control Input.
When remote wake up is enabled in the EEPROM taking RI# low can be used to
resume the PC USB host controller from suspend. (Also see note 1, 2, 3 in section
Configurable ACBUS I/O Pin. Function of this pin is configured in the device
EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU.
See ACBUS Signal Options, Table 3.5.
Configurable ACBUS I/O Pin. Function of this pin is configured in the device
EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU.
See ACBUS Signal Options, Table 3.5.
Configurable ACBUS I/O Pin. Function of this pin is configured in the device
EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU.
See ACBUS Signal Options, Table 3.5.
Configurable ACBUS I/O Pin. Function of this pin is configured in the device
EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU.
See ACBUS Signal Options, Table 3.5.
Configurable ACBUS I/O Pin. Function of this pin is configured in the device
EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU.
See ACBUS Signal Options, Table 3.5.
Configurable ACBUS I/O Pin. Function of this pin is configured in the device
EEPROM. If the external EEPROM is not fitted the default configuration is TriSt-PU.
See ACBUS Signal Options, Table 3.5.
14
ADBUS1
Input
15
ADBUS2
Output
16
ADBUS3
Input
17
ADBUS4
Output
18
ADBUS5
Input
19
ADBUS6
Input
20
ADBUS7
Input
21
ACBUS0
I/O
25
ACBUS1
I/O
26
ACBUS2
I/O
27
ACBUS3
I/O
28
ACBUS4
I/O
29
ACBUS5
I/O
Copyright © 2011 Future Technology Devices International Limited
10