欢迎访问ic37.com |
会员登录 免费注册
发布采购

FT2232H_10 参数 Datasheet PDF下载

FT2232H_10图片预览
型号: FT2232H_10
PDF下载: 下载PDF文件 查看货源
内容描述: 双高速USB TO多用途UART / FIFO IC [DUAL HIGH SPEED USB TO MULTIPURPOSE UART/FIFO IC]
分类和应用: 先进先出芯片
文件页数/大小: 63 页 / 1469 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号FT2232H_10的Datasheet PDF文件第24页浏览型号FT2232H_10的Datasheet PDF文件第25页浏览型号FT2232H_10的Datasheet PDF文件第26页浏览型号FT2232H_10的Datasheet PDF文件第27页浏览型号FT2232H_10的Datasheet PDF文件第29页浏览型号FT2232H_10的Datasheet PDF文件第30页浏览型号FT2232H_10的Datasheet PDF文件第31页浏览型号FT2232H_10的Datasheet PDF文件第32页  
Document No.: FT_000061  
FT2232H DUAL HIGH SPEED USB TO MULTIPURPOSE UART/FIFO IC  
Datasheet Version 2.09  
Clearance No.: FTDI#77  
4.6 MPSSE Interface Mode Description.  
MPSSE Mode is designed to allow the FT2232H to interface efficiently with synchronous serial protocols  
such as JTAG, I2C and SPI Bus. It can also be used to program SRAM based FPGA‟s over USB. The  
MPSSE interface is designed to be flexible so that it can be configured to allow any synchronous serial  
protocol (industry standard or proprietary) to be implemented using the FT2232H. MPSSE is available on  
channel A and channel B.  
MPSSE is fully configurable, and is programmed by sending commands down the data stream. These can  
be sent individually or more efficiently in packets. MPSSE is capable of a maximum sustained data rate of  
30 Mbits/s.  
When a channel is configured in MPSSE mode, the IO timing and signals used are shown in Figure 4.7  
and Table 4.3 These show timings for CLKOUT=30MHz. CLKOUT can be divided internally to be provide a  
slower clock.  
Figure 4.7 MPSSE Signal Waveforms  
NAME  
t1  
t2  
t3  
t4  
MIN  
NOM  
33.33  
16.67  
16.67  
MAX  
Units  
ns  
ns  
ns  
ns  
COMMENT  
CLKOUT period  
15  
15  
1
0
11  
CLKOUT high period  
CLKOUT low period  
CLKOUT to TDI/DO delay  
TDO/DI hold time  
TDO/DI setup time  
7.15  
t5  
t6  
ns  
Table 4.3 MPSSE Signal Timings  
MPSSE mode is enabled using Set Bit Bang Mode driver command. A hex value of 2 will enable it, and a  
hex value of 0 will reset the device. See application note AN2232L-02, “Bit Mode Functions for the  
FT2232D” for more details and examples.  
The MPSSE command set is fully described in application note AN_108 – “Command Processor For  
MPSSE and MCU Host Bus Emulation Modes”.  
The following additional application notes are available for configuring the MPSSE :  
AN_109 – “Programming Guide for High Speed FTCI2C DLL”  
AN_110 – “Programming Guide for High Speed FTCJTAG DLL”  
AN_111 – “Programming Guide for High Speed FTCSPI DLL”  
Copyright © 2010 Future Technology Devices International Limited  
28