欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC908AP32CFAE 参数 Datasheet PDF下载

MC908AP32CFAE图片预览
型号: MC908AP32CFAE
PDF下载: 下载PDF文件 查看货源
内容描述: [MC908AP32CFAE]
分类和应用:
文件页数/大小: 325 页 / 4102 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC908AP32CFAE的Datasheet PDF文件第141页浏览型号MC908AP32CFAE的Datasheet PDF文件第142页浏览型号MC908AP32CFAE的Datasheet PDF文件第143页浏览型号MC908AP32CFAE的Datasheet PDF文件第144页浏览型号MC908AP32CFAE的Datasheet PDF文件第146页浏览型号MC908AP32CFAE的Datasheet PDF文件第147页浏览型号MC908AP32CFAE的Datasheet PDF文件第148页浏览型号MC908AP32CFAE的Datasheet PDF文件第149页  
Timer Interface Module (TIM)  
TOF — TIM Overflow Flag Bit  
This read/write flag is set when the TIM counter reaches the modulo value programmed in the TIM  
counter modulo registers. Clear TOF by reading the TIM status and control register when TOF is set  
and then writing a logic 0 to TOF. If another TIM overflow occurs before the clearing sequence is  
complete, then writing logic 0 to TOF has no effect. Therefore, a TOF interrupt request cannot be lost  
due to inadvertent clearing of TOF. Reset clears the TOF bit. Writing a logic 1 to TOF has no effect.  
1 = TIM counter has reached modulo value  
0 = TIM counter has not reached modulo value  
TOIE — TIM Overflow Interrupt Enable Bit  
This read/write bit enables TIM overflow interrupts when the TOF bit becomes set. Reset clears the  
TOIE bit.  
1 = TIM overflow interrupts enabled  
0 = TIM overflow interrupts disabled  
TSTOP — TIM Stop Bit  
This read/write bit stops the TIM counter. Counting resumes when TSTOP is cleared. Reset sets the  
TSTOP bit, stopping the TIM counter until software clears the TSTOP bit.  
1 = TIM counter stopped  
0 = TIM counter active  
NOTE  
Do not set the TSTOP bit before entering wait mode if the TIM is required  
to exit wait mode.  
TRST — TIM Reset Bit  
Setting this write-only bit resets the TIM counter and the TIM prescaler. Setting TRST has no effect on  
any other registers. Counting resumes from $0000. TRST is cleared automatically after the TIM  
counter is reset and always reads as logic 0. Reset clears the TRST bit.  
1 = Prescaler and TIM counter cleared  
0 = No effect  
NOTE  
Setting the TSTOP and TRST bits simultaneously stops the TIM counter at  
a value of $0000.  
PS[2:0] — Prescaler Select Bits  
These read/write bits select one of the seven prescaler outputs as the input to the TIM counter as  
Table 9-2 shows. Reset clears the PS[2:0] bits.  
Table 9-2. Prescaler Selection  
PS2  
0
PS1  
0
PS0  
0
TIM Clock Source  
Internal bus clock ÷ 1  
Internal bus clock ÷ 2  
Internal bus clock ÷ 4  
Internal bus clock ÷ 8  
Internal bus clock ÷ 16  
Internal bus clock ÷ 32  
Internal bus clock ÷ 64  
Not available  
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
MC68HC908AP Family Data Sheet, Rev. 4  
144  
Freescale Semiconductor  
 复制成功!