欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68HC908AS60CFU 参数 Datasheet PDF下载

MC68HC908AS60CFU图片预览
型号: MC68HC908AS60CFU
PDF下载: 下载PDF文件 查看货源
内容描述: HCMOS微控制器单元 [HCMOS Microcontroller Unit]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 454 页 / 5714 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC68HC908AS60CFU的Datasheet PDF文件第144页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第145页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第146页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第147页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第149页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第150页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第151页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第152页  
Freescale Semiconductor, Inc.  
System Integration Module (SIM)  
Protecting flags in break mode ensures that set flags will not be cleared  
while in break mode. This protection allows registers to be freely read  
and written during break mode without losing status flag information.  
Setting the BCFE bit enables the clearing mechanisms. Once cleared in  
break mode, a flag remains cleared even when break mode is exited.  
Status flags with a 2-step clearing mechanism — for example, a read of  
one register followed by the read or write of another — are protected,  
even when the first step is accomplished prior to entering break mode.  
Upon leaving break mode, execution of the second step will clear the flag  
as normal.  
9.7 Low-Power Modes  
Executing the WAIT or STOP instruction puts the MCU in a low power-  
consumption mode for standby situations. The SIM holds the CPU in a  
non-clocked state. The operation of each of these modes is described in  
this section. Both STOP and WAIT clear the interrupt mask (I) in the  
condition code register, allowing interrupts to occur.  
9.7.1 Wait Mode  
In wait mode, the CPU clocks are inactive while one set of peripheral  
clocks continues to run. Figure 9-12 shows the timing for wait mode  
entry.  
A module that is active during wait mode can wake up the CPU with an  
interrupt if the interrupt is enabled. Stacking for the interrupt begins one  
cycle after the WAIT instruction during which the interrupt occurred.  
Refer to the wait mode subsection of each module to see if the module  
is active or inactive in wait mode. Some modules can be programmed to  
be active in wait mode.  
Wait mode can also be exited by a reset or break. A break interrupt  
during wait mode sets the SIM break stop/wait bit, SBSW, in the SIM  
break status register (SBSR). If the COP disable bit, COPD, in the  
configuration register is logic 0, then the computer operating properly  
module (COP) is enabled and remains active in wait mode.  
Technical Data  
MC68HC908AS60 — Rev. 1.0  
System Integration Module (SIM)  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!